2

1M x 1 CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM511000A is a 1.0μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM511000A requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a 300 mil SOJ plastic package.

- · Three-State Data Output
- · Common I/O with Early Write
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output Compatible Inputs and Output Compatible Inputs and Output Companies.
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM511000A = 8 ms MCM51L1000A = 64 ms
- · Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- · Fast Access Time (tRAC):

MCM511000A-70 and MCM51L1000A-70 = 70 ns (Max)

MCM511000A-80 and MCM51L1000A-80 = 80 ns (Max)

• Low Active Power Dissipation:

MCM511000A-70 and MCM51L1000A-70 = 440 mW (Max)

MCM511000A-80 and MCM51L1000A-80 = 385 mW (Max)

• Low Standby Power Dissipation:


MCM511000A and MCM51L1000A = 11 mW (Max, TTL Levels)
MCM511000A = 5.5 mW (Max, CMOS Levels)
MCM51L1000A = 1.1 mW (Max, CMOS Levels)


MCM511000A MCM51L1000A



J PACKAGE 300 MIL SOJ CASE 822-03

PIN NAMES						
A0 - A9 Address Input D Data Input Q Data Output W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe VCC Power Supply (+5 V) VSS Ground TF Test Function Enable						
NC						





ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	٧
Test Function Input Voltage	V _{in (TF)}	- 1 to + 10.5	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

Storage Temperature Range Tstg - 55 to + 150 °C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	1
Logic High Voltage, All Inputs	VIH	2.4		6.5	V
Logic Low Voltage, All Inputs	V _{IL}	1.0	_	0.8	٧
Test Function Input High Voltage	V _{IH(TF)}	V _{CC} + 4.5	_	10.5	٧
Test Function Input Low Voltage	V _{IL(TF)}	- 1.0		V _{CC} + 1.0	٧

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	lCC1			mA	1
MCM511000A-70 and MCM51L1000A-70, t_{RC} = 130 ns MCM51L1000A-80, t_{RC} = 150 ns		_	80 70		
V_{CC} Power Supply Current (Standby) ($\overline{RAS}=\overline{CAS}=V_{IH}$) MCM511000A and MCM51L1000A, $T_A=0$ to $70^{\circ}C$	¹CC2	_	2	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles $\overline{(CAS} = V_{IH})$ MCM511000A-70 and MCM51L1000A-70, $t_{RC} = 130$ ns MCM511000A-80 and MCM51L1000A-80, $t_{RC} = 150$ ns	ICC3		80 70	mA	1
V_{CC} Power Supply Current During Fast Page Mode Cycle $(\overline{RAS}=V_{IL})$ MCM511000A-70 and MCM51L1000A-70, tpC = 40 ns MCM511000A-80 and MCM51L1000A-80, tpC = 45 ns	ICC4		60 50	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM511000A MCM51L1000A	I _{CC5}	_	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM511000A-70 and MCM51L1000A-70, t _{RC} = 130 ns MCM511000A-80 and MCM51L1000A-80, t _{RC} = 150 ns	lCC6	_ _	80 70	mA	1
V _{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 µs, t _{RAS} = 1 µs, CAS = CAS Before RAS Cycle or 0.2 V, A0 – A9, W, D = V _{CC} – 0.2 V or 0.2 V) MCM51L1000A	ICC7	_	300	μА	1
Input Leakage Current (Except TF) (0 V ≤ V _{in} ≤ 6.5 V)	lkg(l)	- 10	10	μА	
Input Leakage Current (TF) (0 V \leq V _{In} (TF) \leq V _{CC} + 0.5 V)	lkg(l)	- 10	10	μA	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{Out} ≤ 5.5 V)	l _{lkg(O)}	- 10	10	μА	
Test Function Input Current (V_{CC} + 4.5 V \leq V _{in} (TF) \leq V _{CC} \leq 10.5 V)	lin (TF)		1	mA	
Output High Voltage (I _{OH} = -5 mA)	Voн	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Max	Unit
Input Capacitance	D, A0 – A9	Cin	5	pF
	RAS, CAS, W. TF		7	1
I/O Capacitance (CAS = V _{IH} to Disable Output)	Q	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Sym	bol	MCM511000A-70 MCM51L1000A-70					
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130		150	<u> </u>	ns	6
Read-Write Cycle Time	†RELREL	tRWC	155	_	175	1 –	ns	6
Page Mode Cycle Time	†CELCEL	tPC	40	_	45	<u> </u>	ns	
Page Mode Read-Write Cycle Time	†CELCEL	^t PRWC	65		70	<u> </u>	ns	
Access Time from RAS	†RELQV	†RAC	_	70	T -	80	ns	7, B
Access Time from CAS	tCELQV	†CAC	_	20	_	20	ns	7, 9
Access Time from Column Address	tAVQV	tAA		35	_	40	ns	7, 10
Access Time from CAS Precharge	tCEHQV	^t CPA	_	35	_	40	ns	7
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0		ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	toff	0	20	0	20	ns	11
Transition Time (Rise and Fall)	tŢ	tτ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50		60	†	ns	
RAS Pulse Width	†RELREH	†RAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	100,000	80	100,000	ns	
RAS Hold Time	[†] CELREH	tRSH	20	_	20	-	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	†CELREH	tRHCP	35	_	40		ns	
CAS Hold Time	†RELCEH	[‡] CSH	70	_	80	_:_	ns	
CAS Pulse Width	†CELCEH	†CAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	12
RAS to Column Address Delay Time	tRELAV	tRAD	15	35	15	40	ns	13
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	<u> </u>	ns	
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10		ns	
Column Address Setup Time	tAVCEL	tASC	0	_	0		ns	
Column Address Hold Time	tCELAX	t _{CAH}	15	_	15	T -	ns	

NOTES:

(continued)

- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. TF pin must be at V_{IL} or open if not used.
- 6. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 7. Measured with a current load equivalent to 2 TTL (~ 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 11. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.


	Sym	bol	MCM511000A-70 MCM51L1000A-70		MCM511000A-80 MCM51L1000A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Column Address Hold Time Referenced to RAS	†RELAX	tar	55	_	60		ns	
Column Address to RAS Lead Time	†AVREH	tRAL	35		40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	ns	
Read Command Hold Time Referenced to CAS	t _{CEHWX}	tRCH	0	_	0	_	ns	14
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0		ns	14
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15		ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	55	_	60		ns	
Write Command Pulse Width	tWLWH	twp	15	_	15		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20		20	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	15
Data in Hold Time	†CELDX	t _{DH}	15		15		ns	15
Data in Hold Time Referenced to RAS	tRELDX	tDHR	55	_	60	_	ns	
Refresh Period MCM511000A MCM51L1000A	†RVRV	^t RFSH	_	8 64	_	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	16
CAS to Write Delay	†CELWL	tCWD	20	_	20		ns	16
RAS to Write Delay	†RELWL	tRWD	70		80		ns	16
Column Address to Write Delay Time	†AVWL	†AWD	35	_	40	_	ns	16
CAS Precharge to Write Delay Time	[†] CEHWL	tCPWD	35		40	_	ns	16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5		ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15		ns	
CAS Precharge to CAS Active Time	tREHCEL.	†RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	tCEHCEL.	^t CPT	40	_	40	_	ns	
CAS Precharge Time	^t CEHCEL	[†] CPN	10	_	10		ns	
Test Mode Enable Setup Time Referenced to RAS	TEHREL	tTES	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to RAS	†REHTEL	t _{TEHR}	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to CAS	†CEHTEL	tTEHC	0	_	0	_	ns	

NOTES:


^{14.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

^{15.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.


^{16.} twcs, trwb, tcwb, tcpwb, and tawb are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwb ≥ tcwb (min), trwb ≥ trwb (min), tcpwb ≥ tcpwb (min), and tawb ≥ tawb (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




EARLY WRITE CYCLE




READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE






FAST PAGE MODE READ-WRITE CYCLE





2

RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 – A9 are Don't Care)






HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , I_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM: RAS-only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (VIH), tRCS (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, CAS must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bil location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as

long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (VIL). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time tRAS and tCAS, and precharge time tRP apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tpwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL + 2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate — see note 16 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except \overline{W} must remain high for tCWD minimum after the $\overline{\text{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC}. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL}. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of tCP, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tPC or tPRWC). Either a read, write, or read-write operation can be performed in a

page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM511000A require refresh every 8 milliseconds while refresh time for the MCM51L1000A is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511000A and 124.8 microseconds for the MCM51L1000A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM51L1000A and 64 milliseconds on the MCM51L1000A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal

refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read mode
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

Internal organization of this device (256K x 4) allows it to be tested as if it were a 256K x 1 DRAM. Only nine of the ten addresses (A0 – A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K x 1 blocks (B0 – B3), in parallel. A test mode cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and test mode block diagram.

Test mode can be used in any timing cycle, including page mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see TEST MODE CYCLE).

where


4.5 V < V_{CC} < 5.5 V and maximum voltage = 10.5 V.

A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to V_{IL} , or left open.


Test Mode Truth Table

D	В0	B1	B2	B3	Q
0	0 1	0	0	0	0
_	High-Z				

TEST MODE BLOCK DIAGRAM



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)

Motorola Memory Prefix ______ Shipping Method (R2 = Tape and Reel, Blank = Rails)

Part Number _____ Speed (70 = 70 ns. 80 = 80 ns)

Package (J = 300 mil SOJ)

Full Part Numbers— MCM511000AJ70 MCM511000AJ70R2 MCM511000AJ80R2

MCM51L1000AJ80 MCM51L1000AJ70R2 MCM51L1000AJ70R2

MCM51L1000AJ80R2

MCM51L1000AJ80R2

2