## 256Kx4 CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM514256A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line package (ZIP).

- Two Temperature Ranges: Commercial 0°C to 70°C Industrial - -40°C to +85°C
- · Three-State Data Output
- Fast Page Mode
- · TTL-Compatible Inputs and Output

MCM51L4256A = 64 ms

- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM514256A = 8 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514256A-70 and MCM51L4256A-70 = 70 ns (Max) MCM514256A-80 and MCM51L4256A-80 = 80 ns (Max) MCM514256A-10 and MCM51L4256A-10 = 100 ns (Max)

• Low Active Power Dissipation:


MCM514256A-70 and MCM51L4256A-70 = 440 mW (Max) MCM514256A-80 and MCM51L4256A-80 = 385 mW (Max) MCM514256A-10 and MCM51L4256A-10 = 330 mW (Max)

· Low Standby Power Dissipation:

MCM514256A and MCM51L4256A = 11 mW (Max), TTL Levels MCM514256A = 5.5 mW (Max), CMOS Levels MCM51L4256A = 1.1 mW (Max), CMOS Levels

#### **SMALL OUTLINE DUAL-IN-LINE** 26 | V<sub>SS</sub> DQ0 [ 1 20 VSS DQ0 [] 1 • DQ1 [ 25 DQ3 DQ1 0 2 19 DQ3 ₩ 🛮 3 h pa2 24 PIN ₩Π́з 18 DQ2 RAS I 4 23 T CAS **ASSIGNMENT** RAS I 4 17 CAS NC [ 5 22 🗓 🖫 16 🕽 🖫 NC [ 5 15 A8 A0 □ 6 18 🛭 A8 A1 🛮 7 14 A7 A0 [ 13 D A6 17 1 A7 A2 [ 8 A3 🛮 9 12 A5 ∏ A6 V<sub>CC</sub> [] 10 11 D A4 A3 [ 12 15 A5 14 🛮 A4


# MCM514256A MCM51L4256A



PIN	NAMES
A0–A8	Address Input
DQ0-DQ3	Data Input/Output
	Output Enable
w	Read/Write Input
	Row Address Strobe
CAS	Column Address Strobe
Vcc	. Power Supply (+5 V)
	Ground
	No Connection

#### ZIG-ZAG IN-LINE G 2 CAS 3 DQ2 DQ3 5 ٧ss DQ0 DQ1 w RAS 10 NC 11 A0 12 A1 13 A2 14 15 V<sub>C</sub>C 16 17 **A5** 18 A6 19 A7 20 AA

#### **BLOCK DIAGRAM**



## ABSOLUTE MAXIMUM RATING (See Note)

	( 11040)			
Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-1 to +7	V	
Voltage Relative to VSS for Any P	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	V	
Data Out Current		lout	50	mA
Power Dissipation		PD	600	mW
Operating Temperature Range	Commercial Industrial	TA	0 to +70 -40 to +85	°C
Storage Temperature Range		T <sub>sta</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0$  to  $70^{\circ}\text{C}$  and -40 to  $+85^{\circ}\text{C}$ , Unless Otherwise Noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0	1	
Logic High Voltage, All Inputs	VIH	2.4		6.5	V	1
Logic Low Voltage, All Inputs	V <sub>IL</sub>	-1.0		0.8	V	1

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM514256A-70 and MCM51L4256A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = -40°C to +85°C	lCC1		80 70 60 85 75 65	mA	3
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>IH</sub> ) MCM514256A- and MCM51L4256A-, T <sub>A</sub> = 0°C to 70°C MCM514256A-C and MCM51L4256A-C, T <sub>A</sub> = −40°C to +85°C	lCC2	_	2	mА	
V <sub>CC</sub> Power Supply Current During RAS Only Refresh Cycles (CAS=V <sub>IH</sub> ) MCM514256A-70 and MCM51L4256A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = -40°C to +85°C	ССЗ		80 70 60 85 75 65	mA	3
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle (RAS = V <sub>  </sub> L) MCM514256A-70 and MCM51L4256A-70, tp <sub>C</sub> = 40 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, tp <sub>C</sub> = 45 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, tp <sub>C</sub> = 55 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70, tp <sub>C</sub> = 40 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, tp <sub>C</sub> = 45 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, tp <sub>C</sub> = 55 ns, T <sub>A</sub> = -40°C to +85°C	ICC4		60 50 40 65 55 45	mA	3, 4
V <sub>CC</sub> Power Supply Current (Standby) ( <del>RAS=CAS=V<sub>CC</sub>=0.2 V)</del> MCM514256A-, T <sub>A</sub> = 0°C to 70°C and MCM514256A-C, T <sub>A</sub> = −40°C to +85°C MCM51L4256A-, T <sub>A</sub> = 0°C to 70°C MCM51L4256A-C, T <sub>A</sub> = −40°C to +85°C	ICC5		1.0 200 400	mA μA μA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM514256A-70 and MCM51L4256A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70. t <sub>RC</sub> = 180 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C	ICC6	_ _ _ _	80 70 60 85 75 65	mA	3
V <sub>CC</sub> Power Supply Current, Battery Backup Mode (t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> = 1 μs, CAS=CAS Before RAS Cycle or 0.2 V, A0–A9, W, D = V <sub>CC</sub> – 0.2 V or 0.2 V)  MCM51L4256A-, T <sub>A</sub> = 0°C to 70°C  MCM51L4256A-C, T <sub>A</sub> = –40°C to +85°C	I <sub>CC5</sub>	_	300 500	μA	3
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ 6.5 V)	lkg(l)	-10	10	μА	
Output Leakage Current (CAS = V <sub>IH</sub> , 0 V ≤ V <sub>Out</sub> ≤ 5.5 V, Output Disable)	lkg(O)	-10	10	μА	
Output High Voltage (I <sub>OH</sub> = -5 mA)	VOH	2.4		٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	٧	

#### CARACITANCE (f \_ 1 p.MHz, T = 25°C, Voc = 5 V, Periodically Sampled Bather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8	C <sub>in</sub>	5	pF	4
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	G, RAS, CAS, W		7	7	
I/O Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	Cout	7	рF	4

#### NOTES:

- All voltages referenced to V<sub>SS</sub>.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta t/\Delta V$ .

## **AC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC}$  = 5.0 V ±10%,  $T_A$  = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

## READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM514256A-70 MCM51L4256A-70		MCM514256A-80 MCM51L4256A-80		MCM514256A-10 MCM51L4256A-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	<sup>t</sup> RELREL	tRC	130	T = T	150	_	180	_	ns	5
Read-Write Cycle Time	tRELREL	tRMW	185		205	_	245		ns	5
Fast Page Mode Cycle Time	<sup>†</sup> CELCEL	tPC	40	_	45		55	<del> </del>	ns	_
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRMW	95	_	100	-	115	-	ns	
Access Time from RAS	†RELQV	tRAC		70	<u> </u>	80		100	ns	6, 7
Access Time from CAS	tCELQV	tCAC		20		20		25	ns	6, 8
Access Time from Column Address	tAVQV	tAA		35		40		50	ns	6, 9
Access Time from CAS Precharge	†CEHQV	†CPA		35		40		50	ns	6
CAS to Output in Low-Z	tCELQX	†CLZ	0		0		0	- 50	ns	- 6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20		20	ns	10
Transition Time (Rise and Fall)	tγ	tτ	3	50	3	50	3	50		10
RAS Precharge Time	†REHREL	t <sub>RP</sub>	50	<del>                                     </del>	60	<del>                                     </del>	70	30	ns ns	
RAS Pulse Width	†RELREH	tRAS	70	10.000	80	10,000	100	10,000		·
RAS Pulse Width (Fast Page Mode)	TRELREH	tRASP	70	100.000	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	tRSH	20	-	20	100,000	25	100,000	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	†CELREH	<sup>t</sup> RHCP	35	_	40		50	=	ns	
CAS Hold Time	<sup>†</sup> RELCEH	t <sub>CSH</sub>	70	_	80		100		ns	
CAS Pulse Width	<sup>t</sup> CELCEH	tCAS	20	10.000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	tRELAV	t <sub>RAD</sub>	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	<u> </u>	5		10	_		12
CAS Precharge Time	†CEHCEL	<sup>1</sup> CPN	10		10	_ +	15		ns	
CAS Precharge Time (Page Mode Cycle Only)	tCEHCEL	t <sub>CP</sub>	10	_	10	-	10	_	ns ns	
Row Address Setup Time	<sup>t</sup> AVREL	†ASR	0		0	+	0		ns	_
Row Address Hold Time	t <sub>RELAX</sub>	tRAH	10		10		15		ns	

#### NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}\rangle$  in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- 5. The specifications for t<sub>RC</sub> (min) and t<sub>RMW</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C and -40 to +85°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and  $V_{OL} = 0.8 \text{ V}$ .
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- 10. tOFF (max) and/or tGZ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

#### READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symb	MCM514256A-70 nbol MCM51L4256A-70		MCM514 MCM51L			1256A-10 4256A-10	Unit	Notes	
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max		,,,,,,,,
Column Address Setup Time	†AVCEL	tASC	0	-	0	_	0	_	ns	
Column Address Hold Time	†CELAX	tCAH	15		15	_	20		ns	
Column Address Hold Time Referenced to RAS	†RELAX	t <sub>AR</sub>	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	<sup>t</sup> RAL	35	_	40	_	50	_	ns	
Read Command Setup Time	<sup>†</sup> WHCEL	†RCS	0		0		0		ns	
Read Command Hold Time	<sup>t</sup> CEHWX	<sup>†</sup> RCH	0	_	0		0	_	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15		20		ns	
Write Command Hold Time Referenced to RAS	<sup>t</sup> RELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	<sup>t</sup> wLWH	twp	15		15		20		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20		25		ns	<u> </u>
Write Command to CAS Lead Time	†WLCEH	tCWL	20		20	_	25	<u> </u>	ns	
Data in Setup Time	<sup>t</sup> DVCEL	<sup>t</sup> DS	0	T -	0		0		ns	14
Data in Hold Time	<sup>†</sup> CELDX	<sup>†</sup> DH	15	<u> </u>	15		20		ns	14
Data in Hold Time Referenced to RAS	<sup>t</sup> RELDX	<sup>†</sup> DHR	55	_	60		75	_	ns	
Refresh Period MCM514256A MCM51L4256A	tRVRV	<sup>t</sup> RFSH	_	8 64	_	8 64	=	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0		0	_	0		пѕ	15
CAS to Write Delay	tCELWL	tcwp	50		50		60	_	ns	15
RAS to Write Delay	†RELWL	tRWD	100	_	110		135		ns	15
Column Address to Write Delay Time	†AVWL	tawd	65		70		85		ns	15
CAS Precharge to Write Delay	tCEHWL	†CPWD	65		70		85		ns	15
CAS Setup Time for CAS Before RAS Refresh	<sup>†</sup> RELCEL	†CSR	5	_	5	_	5		ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>†</sup> RELCEH	tCHR	15		15	_	20		ns	
RAS Precharge to CAS Active Time	†REHCEL	<sup>t</sup> RPC	0		0		0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	tCEHCEL	<sup>t</sup> CPT	40	_	40		50		ns	
RAS Hold Time Referenced to G	tGLREH	†ROH	10		10		20		ns	1
G Access Time	tGLQV	t <sub>GA</sub>		20		20		25	ns	1
G to Data Delay	†GLHDX	tGD	20		20	<u> </u>	25		ns	—
Output Buffer Turn-Off Delay Time from $\overline{G}$	†GHQZ	†GZ	0	20	0	20	0	25	ns	10
G Command Hold Time	tWLGL	†GH	20	_	20		25		ns	


#### NOTES:

13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


14. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in delayed write or read-write cycles.

<sup>15.</sup> twcs-tawp, tcwp, tcpwp, and tawp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \ge t_{CWD}$  (min),  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CPWD} \ge t_{CPWD}$  (min), and  $t_{AWD} \ge t_{AWD}$  (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


#### READ CYCLE




#### **EARLY WRITE CYCLE**




#### **G CONTROLLED LATE WRITE CYCLE**




#### **READ-WRITE CYCLE**




## FAST PAGE MODE READ CYCLE



## FAST PAGE MODE EARLY WRITE CYCLE





VALID

DATA OUT

VALID

DATA IN

VALID

DATA OUT

VALID

DATA IN

VALID


DATA OUT

VALID


DATA IN


MOTOROLA MEMORY DATA

#### RAS ONLY REFRESH CYCLE (W and G are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)






#### HIDDEN REFRESH CYCLE (EARLY WRITE)



## CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



 $T_{-46-23-17}$ 

## MCM514256A • MCM51L4256A

### DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up). a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active transition is followed by CAS active transition (active =  $V_{\parallel L}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between RAS and  $\overline{CAS}$  active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tpah) specification is met (and defines tpcp minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the 256K×4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

#### READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of trans and trans respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tpp to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High Z, toFF or tGZ after the inactive transition.

#### WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE **RAM.** Write mode is enabled by the transition of  $\overline{W}$  to active (VIL). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time than and toas, and precharge time the apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{\mathbf{W}}$  active transition at minimum time twcs before CAS active transition. Data In (D) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tpw1 and tcw1, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because W active transition precedes or coincides with CAS active transition, keeping data out buffers disabled, effectively disabling G.

A late write cycle (referred to as G controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, (tRCD + tCWD + tRWL + tT) ≤ t<sub>RAS</sub>, if timing minimums (t<sub>RCD</sub>, t<sub>RWL</sub>, and t<sub>T</sub>) are maintained. D is referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition but Q may be indeterminate—see note 15 of AC operating conditions table. Parameters t<sub>RWL</sub> and t<sub>CWL</sub> also apply to late write cycles.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section. except W must remain high for t<sub>CWD</sub> minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K×4 dynamic RAM. Read access time in page mode (t<sub>CAC</sub>) is typically half the regular  $\overline{RAS}$  clock access time,  $t_{RAC}$ . Page  $mod_{\underline{e}}$  operation consists of keeping RAS active while toggling CAS between  $V_{IH}$  and  $V_{IL}$ . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum  $t_{CP}$ , while  $\overline{RAS}$  remains low (VII ). The second CAS active transition while RAS is low initiates the first page mode cycle (tPC or tPRWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS

transitions to inactive, coincident with or following CAS inactive transition.

#### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256A require refresh every 8 milliseconds while refresh time for the MCM51L4256A is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256A and 124.8 microseconds for the MCM51L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256A and 64 milliseconds on the MCM51L4256A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

#### RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- 2. Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

#### ORDERING INFORMATION (Order by Full Part Number)



#### Commercial Temperature Range 0 to 70°C

Full Part Numbers— MCM514256AP70	MCM514256AJ70	MCM514256AJ70R2	MCM514256AZ70
MCM514256AP80	MCM514256AJ80	MCM514256AJ80R2	MCM514256AZ80
MCM514256AP10	MCM514256AJ10	MCM514256AJ10R2	MCM514256AZ10
MCM51L4256AP70	MCM51L4256AJ70	MCM51L4256AJ70R2	MCM51L4256AZ70
MCM51L4256AP80	MCM51L4256AJ80	MCM51L4256AJ80R2	MCM51L4256AZ80
MCM51L4256AP10	MCM51L4256AJ10	MCM51L4256AJ10R2	MCM51L4256AZ10

#### Industrial Temperature Range -40 to +85°C

MCM514256APC70	MCM514256AJC70	MCM514256AJC70R2	MCM514256AZC70
MCM514256APC80	MCM514256AJC80	MCM514256AJC80R2	MCM514256AZC80
MCM514256APC10	MCM514256AJC10	MCM514256AJC10R2	MCM514256AZC10
MCM51L4256APC70	MCM51L426AJC70	MCM51L426AJC70R2	MCM51L4256AZC70
MCM51L4256APC80	MCM51L426AJC80	MCM51L426AJC80R2	MCM51L4256AZC80
MCM51L4256APC10	MCM51L426AJC10	MCM51L426AJC10B2	MCM51L4256A7C10

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.