
J PACKAGE 300 MIL SOJ CASE 810A

P PACKAGE

PLASTIC CASE 736A

MCM6287



64K × 1 Bit Static Random Access

The chip enable (Ē) pin is not a clock. In less than a cycle time after Ē goes high, the part enters a low-power standby mode, remaining in that state until Ē goes low again. This device also incorporates internal power down circuitry that will reduce active current for less than 100% duty cycle applications. These features provide reduced system power requirements without degrading access time performance.

The MCM6287 is available in a 300 mil, 22 lead plastic DIP and a 24 lead, 300 mil, surface-mount SOJ package. Both feature JEDEC standard pinout.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 25/35 ns
- Equal Address and Chip Enable Access Time
- Low Power Operation: 120/110 mA Maximum, Active AC
- High Board Density SOJ Available
- Three State Data Output
- Fully TTL Compatible


MOTOROLA

Memory

TECHNICAL DATA

SEMICONDUCTOR

BLOCK DIAGRAM



PIN	ASSIG	NME	NT
D	UAL-II	N-LIN	E
A0 [1 •	22	ov _{cc}
A1 [2]A15
A2 [3	20]A14
A3 E	4	19]A13
A4 [5	18]A12
A5 [6	17]A11
A6 🖸	7	16]A10
A7 [8	15]A9
a C	9] A8
wq		13	
v _{ss} E	11	12]Ē
SM	IALL O	UTLI	NE
A0 [1 •	24]v _{cc}
A1 C	2	23]A15
A2 [3	22]A14
A3 E	4	21]A13
A4 E	5	20	A12
A5 🖸	6	19] NC
NC E	7	18]A11
A6 E	8	17] A10
A7 [9	16] A9
a E	10	15] A8
₩ E	11	14	0
v _{SS} [12	13	DĒ

						P	IN	I	N.	A	М	E	s
ΑQ	۱-,	٩.	15										.Address Input
$\overline{\mathbf{w}}$. Write Enable
Ē													Chip Enable
D													Data Input
Q													Data Output
۷۲	٠,												Power (+5 V)
V													Ground
N	;												No Connection

TRUTH TABLE

E	w	Mode	V _{CC} Current	Output	
н	×	Not Cala to		Output	Cycle
L	Ĥ	Not Selected Read	ISB1, ISB2	High-Z	_
L.	L	Write	ICCA ICCA	D _{out} High-Z	Read Cycle Write Cycle

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	V-1	T
Power Supply Voltage		Value	Unit
	v _{cc}	-0.5 to +7.0	v
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)			
Power Dissipation (T _A = 25°C)	out	± 20	mA
Temperature Under Bias	PD	1.0	w
Operating Temperature	T _{bias}	- 10 to +85	°C
	TA	0 to +70	°C
Storage Temperature – Plastic Ceramic	T _{stg}	- 55 to + 125 - 65 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter					
Supply Voltage (Operating Voltage Range)	Symbol	Min	Тур	Max	Unit
Input High Voltage	Vcc	4.5	5.0	5.5	V
Input Low Voltage	VIH	2.0	_	V _{CC} + 0.3	- -
* V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)	VIL	-0.5*	_	0.8	v

DC CHARACTERISTICS

Parameter				
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	Symbol	Min	Max	Uni
Output Leakage Current (E=V _{IH} , V _{out} =0 to V _{CC})	likg(!)		± 1.0	μА
AC Supply Current (I	lkg(O)		± 1.0	μA
WCW6287-25: tAVAV = 25 ns	ICCA		120	mA
MCM6287-35: t _{AVAV} = 35 ns	ICCA		110	
CMOS Standby Current (Ē≥V _{CC} −0.2 V, No Restrictions on Other Inputs)	ISB1		20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	ISB2		15	mA.
utput High Voltage (I _{OH} = -4.0 mA)	V _{OL}		0.4	
	V _{OH}	2.4		

Characteristic	ampled Rather Than 1	00% Tested)			
Input Capacitance		Symbol	Тур	Max	Unit
Output Capacitance	All Inputs Except E	C _{in}	4	6	pF
output capacitance		Cout	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE (See Note 1)

_	Syn	Symbol			MCM6287-35		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	t _{RC}	25	_	35		ns	2
Address Access Time	tAVQV	tAA	_	25	_	35	ns*	
Enable Access Time	tELQV	tACS	_	25	_	35	ns	3
Output Hold from Address Change	tAXQX	tон	5	_	5		ns	
Enable Low to Output Active	tELQX	tLZ	5	_	5		ns	4,5,6
Enable High to Output High-Z	t _{EHOZ}	tHZ	0	15	0	15	ns	4,5,6
Power Up Time	†ELICCH	tPU	0	-	0		ns	
Power Down Time	tEHICCL	tPD	-	25	_	30	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- 4. At any given voltage and temperature, tehoz max, is less than telox min, both for a given device and from device to device.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{|L}$).

READ CYCLE 1 (See Note 7 Above)




READ CYCLE 2 (See Note 3 Above)




WRITE CYCLE 1 (W Controlled, See Note 1)

Parameter	Syr	MCM	6287-25	MCM6287-35		T	T	
Write Cycle Time	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Address Setup Time	^t AVAV	twc	25	_	35	Wax	 	 _ _
	tAVWL	tAS	0	-	0		ns	2
Address Valid to End of Write Write Pulse Width	t _{AVWH}	^t AW	20		25		ns	
Data Valid to End of Write	twlwh	tWP	20	_	20		ns	
Data Hold Time	tDVWH	t _{DW}	15		15		ns	
Write Low to Output High-Z	tWHDX	tDH_	0		0		ns	
Write High to Output Active	tWLQZ	twz	0	15	0	15	ns	3,4
Write Recovery Time	twhox	tow	5		5	 -	ns	3,4
OTES:	twhax	twr	0		0		ns	3,4

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Transition is measured $\pm 500~\text{mV}$ from steady-state voltage with load in Figure 1B.
- 4. Parameter is sampled and not 100% tested.



AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 2 (E Controlled, See Note 1)

_	Syr	Symbol			MCM6287-35		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	wores
Write Cycle Time	t _{AVAV}	twc	25	_	35		ns	2
Address Setup Time	tAVEL	†AS	0	_	0		ns	
Address Valid to End of Write	tAVEH	tAW	20	_	25	_	ns	
Enable to End of Write	tELEH	tcW	20	_	25	_	ns	3,4
Enable to End of Write	tELWH	tcw	20	_	25	_	ns	
Write Pulse Width	tWLEH	tWP	20	_	20	_	ns	
Data Valid to End of Write	†DVEH	t _{DW}	15	T -	15	T	ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	ns	
Write Recovery Time	tEHAX	twn	0	_	0	-	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- All write occurs during the overlap of Elow and W low.
 All write cycle timing is referenced from the last valid address to the first transitioning address.
 If \(\overline{E}\) goes low coincident with or after \(\overline{W}\) goes low, the output will remain in a high impedance condition.
 If \(\overline{E}\) goes high coincident with or before \(\overline{W}\) goes high, the output will remain in a high impedance condition.



TYPICAL CHARACTERISTICS



1.2 CYCLE RATE = 100%


CYCLE RATE = 100%

CYCLE RATE = 100%

1.2 CYCLING STREML WORKING TO THE PARTY OF THE P

Figure 2. Relative Power versus Cycle Time

Figure 3. Active Supply Current versus Chip Enable Input Voltage







Figure 4. Active Supply Current versus Temperature

Figure 5. Active Supply Current versus Supply Voltage






Figure 6. Standby Supply Current versus Temperature

Figure 7. Standby Supply Current versus Supply Voltage

7

TYPICAL CHARACTERISTICS (Continued)




Figure 8. Address and Enable Access Times versus Temperature




Figure 9. Address and Enable Access Times versus Supply Voltage




Figure 10. Data Setup Time versus Temperature




Figure 11. Data Setup Time versus Supply Voltage




Figure 12. Output Sink Current versus Output Voltage





Figure 13. Output Source Current versus Output Voltage

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM6287P25

MCM6287J25 MCM6287J25R2 MCM6287P35 MCM6287J35 MCM6287J35R2


7

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

64K x 1 Bit Fast Static RAM

MCM6287-12, -15, -20 See QuickRAM, Page 7-122


MCM6287C-8, -10 See QuickRAM II, Page 7-142




A0-A15 Address Input	Q Data Output VCC +5 V Power Supply VSS Ground NC No Connection

MCM6287 TRUTH TABLE (X = don't care)

Ē	w	Mode	V _{CC} Current	Output	Cycle
H	X H	Not Selected Read	ISB1, ISB2 ICCA	High-Z D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle





Advance Information QuickRAM™ Fast Static RAM Family

The QuickRAM Family of fast static RAMs is fabricated using Motorola's highperformance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The product family includes devices with four different densities: 294,912 bits, 262,144 bits, 73,728 bits, and 65,536 bits.

These devices meet JEDEC standards for functionality and pinout, and are available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 17, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems — on MCM6205/06, MCM6209, MCM6264/65, and MCM6290
- Low Power Operation: 120–160 mA Maximum AC
- Fully TTL Compatible Three State Output
- Separate Data Input and Output on MCM6207 and MCM6287

CONTENTS

										ra	ge
Family Maximum Ratings and DC Characteristics											2
Family AC Characteristics							_				4
Device Data (See Numerical Index)											Я
Package Dimensions		 			5	See	C	:ha	n1	er	14
Output Load Conditions		 		i							16

DEVICE NUMERICAL INDEX

Part Number	Access Times (ns)	Organization	Page
MCM6205-17, -20, -25 MCM6206-17, -20, -25 MCM6207-15, -20, -25 MCM6208-15, -20, -25 MCM6209-15, -20, -25	17, 20, 25 17, 20, 25 15, 20, 25 15, 20, 25 15, 20, 25	32K x 9 32K x 8 256K x 1 64K x 4 64K x 4 OE	14 12 8 10
MCM6264-15, -20 MCM6265-15, -20, -25 MCM6287-12, -15, -20 MCM6288-12, -15 MCM6290-12, -15	15, 20 15, 20, 25 12, 15, 20 12, 15 12, 15	8K x 8 8K x 9 64K x 1 16K x 4 16K x 4 OE	13 15 9 11

256K

256K x 1 MCM6207-15, -20, -25

64K x 4 MCM6208-15, -20, -25

64K x 4 with OE MCM6209-15, -20, -25

32K x 8 MCM6206-17, -20, -25

32K x 9 MCM6205-17, -20, -25

64K

64K x 1 MCM6287-12, -15, -20

16K x 4 MCM6288-12, -15

16K x 4 with OE MCM6290-12, -15

8K x 8 MCM6264-15, -20

8K x 9 MCM6265-15, -20, -25

QuickRAM is a trademark of Motorola, Inc.

This document contains information on new products. Specifications and information herein are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	Vcc	- 0.5 to +7	V
Voltage on Any Pin, Except V _{CC} , Relative to V _{SS}	V _{in} ,V _{out}	- 0.5 to V _{CC} +0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1	W
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature-Plastic	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDITIONS. Exposure to voltages higher than the operating voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Parameter	Conditions	Symbol	Min	Max	Unit
Supply Voltage	Operating Voltage Range	Vcc	4.5	5.5	٧
Input High Voltage		VIH	2.2	V _{CC} +0.3*	٧
Input Low Voltage		VIL	-0.5**	0.8	٧
Input Leakage Current	0 V ≤ V _{in} ≤ V _{CC}	1lkg(l)		±1	μΑ
Output Leakage Current	Output(s) Disabled, 0 V ≤ V _{out} ≤ V _{CC}	llkg(O)		±1	μΑ
Output High Voltage	I _{OH} = -4 mA	VOH	2.4		٧
Output Low Voltage	I _{OL} = 8 mA	VOL	[_	0.4	V

 $^{^{\}bullet}$ VIH (max) = V_{CC} + 0.3 V dc; V_IH (max) = V_{CC} + 2 V ac (pulse width ≤ 20 ns)

^{**} V_{IL} (min) = -0.5 V dc, V_{IL} (min) = -2 V ac (pulse width \leq 20 ns)

POWER SUPPLY CURRENTS (AC Operating Conditions Unless Otherwise Noted)

Density	Config.	Device	Parameter	Symbol	-12	-15	-17	-20	-25	Unit
	16K x 4	MCM6288/90	AC Active Supply Current	ICCA	150	140	_			mA
	64K x 1	MCM6287	$(I_{out} = 0 \text{ mA}, V_{CC} = Max, f = f_{max})$		150	140		130	_	1
	8K x 8	MCM6264				140	_	130		1
	8K x 9	MCM6265				140		130	120	
64K	All	All	AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	I _{SB1}	45	40	_	35	30	mA
	All	All	CMOS Standby Current $(V_{CC} = Max, f = 0 \text{ MHz},$ $\overline{E} \ge V_{CC} - 0.2 \text{ V*}$ $V_{in} \le V_{SS} + 0.2 \text{ V, or } \ge V_{CC} - 0.2 \text{ V})$	SB2	20	20		20	20	mA
	64K x 4	MCM6208/09	AC Active Supply Current	ICCA		155		145	135	mA
[256K x 1	MCM6207	$(I_{out} = 0 \text{ mA}, V_{CC} = Max, f = f_{max})$			150		140	130	
	32K x 8	MCM6206		ŀ			155	150	140	
	32K x 9	MCM6205			_		160	155	145	
256K	All	All	AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	I _{SB1}	_	50	45	45	40	mA
	All	All	CMOS Standby Current (V _{CC} = Max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$ $V_{in} \le V_{SS} + 0.2 \text{ V, or } \ge V_{CC} - 0.2 \text{ V})$	I _{SB2}	_	20	20	20	20	mA

^{*}For devices with multiple chip enables of opposite polarity, $\overline{E1} \ge V_{CC} \sim 0.2 \ V$ or $E2 \le V_{SS} + 0.2 \ V$

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance MCM6287 (64K x 1), MCM6288/90 (16K x 4)	Cin		pF
MCM6264 (8K x 8), MCM6265 (8K x 9)		6	
MCM6207 (256K x 1), MCM6208/09 (64K x 4)	l i	6	
MCM6205 (32K x 9), MCM6206 (32K x 8)		6	ı
		6	
Control Pin Input Capacitance (E, G, W)	C _{in}		pF
MCM6287 (64K x 1), MCM6288/90 (16K x 4)		6	· '
MCM6264 (8K x 8), MCM6265 (8K x 9) MCM6207 (256K x 1), MCM6208/09 (64K x 4)		6	l
MCM6205 (32K x 9), MCM6206 (32K x 8)		6	
		8	
Output Capacitance	Cout		ρF
MCM6287 (64K x 1), MCM6288/90 (16K x 4)) out	7	ρ.
MCM6264 (8K x 8), MCM6265 (8K x 9)	1	7	
MCM6207 (256K x 1), MCM6208/09 (64K x 4)		8	
MCM6205 (32K x 9), MCM6206 (32K x 8)		8	l

^{*}For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5 V \pm 10%, TA = 0 to +70°C, Unless Otherwise Noted)

Output Timing Measurement Reference Level 1.5 V Input Timing Measurement Reference Level 1.5 V Output Load Figure 1A Unless Otherwise Noted Input Pulse Levels 0 to 3 V Input Rise/Fall Time 5 ns

READ CYCLE (See Notes 1 and 2)


Product Family	Configuration	-12	-15	-17	-20	-25	Density
MCM6288 and MCM6290	16K x 4	٧	V		EXISTI	NG MOTOROLA	
MCM6287	64K x 1	1	٧		1	PRODUCTS	64K
MCM6264	8K x 8		V		V		
MCM6265	8K x 9		V		√	1	_
MCM6208 and MCM6209	64K x 4		V		√	٧	
MCM6207	256K x 1	FUTURE MOTOROLA	V		√	√	256K
MCM6206	32K x 8	PRODUCTS		√	√	٧	
MCM6205	32K x 9			V	V	٧	

	Symt	ool	-12		-15		-17		-20		-25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	12		15	_	17		20	_	25	_	ns	3
Address Access Time	tavqv	†AA		12	-	15	-	17		20	_	25	ns	<u> </u>
Enable Access Time	tELQV	tACS		12	_	15	-	17		20	_	25	пs	4
Output Enable Access Time	tGLQV	†OE	-	6	-	8	_	9		10	Ī —	12	ns	
Output Hold from Address Change	†AXQX	tон	4	T-	4	_	4	-	4		4		ns	
Enable Low to Output Active	tELQX	tCLZ	4	T —	4		4	_	4	-	4		ns	5,6,7
Output Enable Low to Output Active	tGLQX	toLZ	0	-	0	_	0	T-	0	_	0		ns	5,6,7
Enable High to Output High-Z	tEHQZ	†CHZ	0	6	0	8	0	8	0	9	0	10	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	tOHZ	0	6	0	7	0	8	0	8	0	10	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	1-	0	<u> </u>	0	_	0		0		ns	<u> </u>
Power Down Time	†EHICCL	tpD	_	12	-	15	-	17	T —	20	_	25	ns	


NOTES:

- W is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{\text{E1}}$ and E2 are represented by $\overline{\text{E}}$ in this data sheet. E2 is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- 5. At any given voltage and temperature, t_{EHQZ} max $< t_{ELQX}$ min, and t_{GHQZ} max $< t_{GLQX}$ min, both for a given device and from device to device.
- 6. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \leq V_{|L}$ and $\overline{G} \leq V_{|L}.$


READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




See Output Load Conditions, page 18.

Figure 1A

255 Ω \$\frac{480 \Omega}{5 \text{ pF}} \\ \text{(INCLUDING SCOPE AND JIG)}

+ 5 V

TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

QuickRAM

WRITE CYCLES

Product Family	Configuration	-12	-15	-17	-20	-25	Density
MCM6288 and MCM6290	16K x 4	V	٧	_	EXISTI	IG MOTOROLA	
MCM6287	64K x 1	1	√	_	V	PRODUCTS	64K
MCM6264	8K x 8		V	_	1		
MCM6265	8K x 9		*		4	√	
MCM6208 and MCM6209	64K x 4		V	_	V	1	
MCM6207	256K x 1	FUTURE MOTOROLA	√		4	1	256K
MCM6206	32K x 8	PRODUCTS		٧	4	٧	
MCM6205	32K x 9			4	√	٧	

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2, and 3)


	Sym	bol	-	12	-1	5	-	17	-2	20	-2	25		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12		15	_	17		20	_	25	_	ns	4
Address Setup Time	†AVWL	tas	0	T — T	0	_	0	-	0	_	0	_	ns	
Address Valid to End of Write	tavwh	tAW	10	_	12	_	14	_	15		20	_	ns	
Write Pulse Width	twlwh,	tWP	10	_	12	_	14	_	15	_	20		ns	
Write Pulse Width, G High (Output Enable devices)	twlwh.	twp	8	_	10	_	11	_	12	_	15		ns	5
Data Valid to End of Write	tDVWH	tDW	6	<u> </u>	7	_	8	T —	8	_	10		ns	
Data Hold Time	twhox	tDH	0	Τ-	0		0	-	0		0		ns	
Write Low to Output High-Z	twLQZ	twz	0	6	0	7	0	8	0	8	0	10	ns	6,7,8
Write High to Output Active	twhqx	tow	4	- ⁻	4	_	4		4		4	_	ns	6,7,8
Write Recovery Time	twhax	twn	0	-	0	-	0	_	0	<u> </u>	0	_	ns	<u> </u>


WRITE CYCLE 2 (E Controlled) (See Notes 1, 2, and 3)

	Symbol		-12		-15		-17		-20		-25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	12	_	15	<u> </u>	17	_	20	<u> </u>	25	_	ns	4
Address Setup Time	†AVEL	tas	0	-	0		0	_	0	_	0		ns	
Address Valid to End of Write	tAVEH	taw	10	_	12	Γ-	14	-	15	_	20	_	ns	
Enable to End of Write	teleh.	tcw	8		10	-	11	_	12	_	15	_	ns	9,10
Data Valid to End of Write	†DVEH	tDW	6	_	7	_	8		8	T -	10	-	ns	
Data Hold Time	tEHDX	tDH	0	-	0	1-	0		0	T-	0	_	ns	
Write Recovery Time	tEHAX	twn	0	_	0	T —	0		0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E}1$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. For Output Enable devices, if $\overline{\widetilde{G}} \ge V_{IH}$, the output will remain in a high impedance state.
- 6. At any given voltage and temperature, twLQG max < twHQX min, both for a given device and from device to device.
- 7. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
- 10. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.





Product Preview

QuickRAM™ II Fast Static RAM Family

The QuickRAM Family of fast static RAMs is fabricated using Motorola's highperformance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The product family includes devices with four different densities: 294,912 bits, 262,144 bits, 73,728 bits, and 65,536 bits.

These devices meet JEDEC standards for functionality and pinout, and are available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 8, 10, 12, and 15 ns.
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems — on MCM6205/06, MCM6209, MCM6264/65, and MCM6290
- Low Power Operation: 150–180 mA Maximum AC
- Fully TTL Compatible Three State Output
- Separate Data Input and Output on MCM6207 and MCM6287

CONTENTS

			Page
Family Maximum Ratings and DC Characteristics			2
Family AC Characteristics			4
Device Data (See Numerical Index)			. я
Package Dimensions	ee	Chan	ter 14
Output Load Conditions			16

DEVICE NUMERICAL INDEX (See Note)

Part Number	Access Times (ns)	Organization	Page
MCM6205C-12, -15 MCM6206C-12, -15 MCM6207C-10, -12 MCM6208C-10, -12 MCM6209C-10, -12	12, 15 12, 15 10, 12 10, 12 10, 12	32K x 9 32K x 8 256K x 1 64K x 4 64K x 4 OE	14 12 8 10
MCM6264C-10, -12 MCM6265C-10, -12 MCM6287C-8, -10 MCM6288C-8, -10 MCM6290C-8, -10	10, 12 10, 12 8, 10 8, 10 8, 10	8K x 8 8K x 9 64K x 1 16K x 4 16K x 4 OE	13 15 9 11

NOTE: Device Specifications for the faster access times are included to assist future system designs. Contact a Motorola Sales Representative for scheduled availability.

256K

256K x 1 MCM6207C-10, -12

64K x 4 MCM6208C-10, -12

64K x 4 with OE MCM6209C-10, -12

32K x 8 MCM6206C-12, -15

32K x 9 MCM6205C-12, -15

64K

64K x 1 MCM6287C-8, -10

16K x 4 MCM6288C-8, -10

16K x 4 with OE MCM6290C-8, -10

8K x 8 MCM6264C-10, -12

8K x 9 MCM6265C-10, -12

QuickRAM is a trademark of Motorola, Inc.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	Vcc	- 0.5 to +7	٧
Voltage on Any Pin, Except V _{CC} , Relative to V _{SS}	V _{in} ,V _{out}	- 0.5 to V _{CC} +0.5	V
Output Current (per I/O)	lout	±30	mA
Power Dissipation	PD	1	W
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TΑ	0 to +70	°C
Storage Temperature-Plastic	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDITIONS. Exposure to voltages higher than the operating voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Parameter	Conditions	Symbol	Min	Max	Unit
Supply Voltage	Operating Voltage Range	Vcc	4.5	5.5	٧
Input High Voltage		VIH	2.2	V _{CC} +0.3*	٧
Input Low Voltage		VIL	-0.5**	0.8	ν
Input Leakage Current	$0 \text{ V} \leq V_{in} \leq V_{CC}$	llkg(l)	_	±1	μА
Output Leakage Current	Output(s) Disabled, 0 V ≤ V _{OUt} ≤ V _{CC}	llkg(O)	_	±1	μА
Output High Voltage	I _{OH} = -4 mA	VOH	2.4	_	٧
Output Low Voltage	I _{OL} = 8 mA	V _{OL}	_	0.4	٧

^{**}V_{IL} (min) = -0.5 V dc, V_{IL} (min) = -2 V ac (pulse width ≤ 20 ns)

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns)

POWER SUPPLY CURRENTS (AC Operating Conditions Unless Otherwise Noted)

Density	Config.	Device	Parameter	Symbol	-8	-10	-12	-15	Unit
	16K x 4	MCM6288C/90C	AC Active Supply Current	ICCA	180	170			mA
	64K x 1	MCM6287C	$(I_{out} = 0 \text{ mA}, V_{CC} = Max, f = f_{max})$		170	160	_	_	
	8K x 8	MCM6264C			_	170	150	_	
	8K x 9	MCM6265C	1		_	170	150	_	
64K	All	All	AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	I _{SB1}	55	50	45	40	mA
	All	All	CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$ $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	ISB2	20	20	20	20	mA
	64K x 4	MCM6208C/09C	AC Active Supply Current	ICCA	_	175	165	_	mA
	256K x 1	MCM6207C	(I _{out} = 0 mA, V _{CC} = Max, f = f _{max})			170	160	_	
	32K x 8	MCM6206C			_		175	165	
	32K x 9	MCM6205C				-	180	170	
256K	All	Ali	AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	ISB1	_	60	55	50	mA
	Ail	All	$\begin{split} & \text{CMOS Standby Current} \\ & (V_{CC} = \text{Max, f} = 0 \text{ MHz,} \\ & \overline{E} \geq V_{CC} - 0.2 \text{ V}^* \\ & V_{in} \leq V_{SS} + 0.2 \text{ V, or } \geq V_{CC} - 0.2 \text{ V}) \end{split}$	SB2		20	20	20	mA

^{*}For devices with multiple chip enables of opposite polarity, $\overline{\text{E1}} \ge \text{V}_{CC} - 0.2 \text{ V}$ or $\text{E2} \le \text{V}_{SS} + 0.2 \text{ V}$

$\textbf{CAPACITANCE} \ (f = 1 \ \text{MHz}, \, \text{dV} = 3 \ \text{V}, \, T_{\mbox{\scriptsize A}} = 25 \ ^{\circ}\mbox{\scriptsize C}, \, \mbox{Periodically sampled rather than 100% tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance MCM6287C (64K x 1), MCM6288C/90C (16K x 4)	C _{in}	6	pF
MCM6264C (8K x 8), MCM6265C (8K x 9)		6	
MCM6207C (256K x 1), MCM6208C/09C (64K x 4) MCM6205C (32K x 9), MCM6206C (32K x 8)		6 6	
Control Pin Input Capacitance (Ē,* G, W) MCM6287C (64K x 1), MCM6288C/90C (16K x 4) MCM6264C (8K x 8), MCM6265C (8K x 9) MCM6207C (256K x 1), MCM6208C/09C (64K x 4) MCM6205C (32K x 9), MCM6206C (32K x 8)	C _{in}	6 6 6 8	pF
Output Capacitance MCM6287C (64K x 1), MCM6288C/90C (16K x 4) MCM6264C (8K x 8), MCM6265C (8K x 9) MCM6207C (256K x 1), MCM6208C/09C (64K x 4) MCM6205C (32K x 9), MCM6206C (32K x 8)	C _{out}	7 7 8 8	pF

^{*}For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5 V \pm 10%, TA = 0 to \pm 70°C, Unless Otherwise Noted)

Output Timing Measurement Reference Level 1.5 V Input Timing Measurement Reference Level 1.5 V Output Load Figure 1A Unless Otherwise Noted Input Pulse Levels 0 to 3 V Input Rise/Fall Time 5 ns

READ CYCLE (See Notes 1 and 2)


Product Family	Configuration	-8	-10	-12	-15	Density
MCM6288C and MCM6290C	16K x 4	V	٧	E	XISTING MOTOROLA	
MCM6287C	64K x 1	V	V		PRODUCTS	64K
MCM6264C	8K x 8		7			
MCM6265C	8K x 9		√			
MCM6208C and MCM6209C	64K x 4		√			
MCM6207C	256K x 1	FUTURE MOTOROLA	√			256K
MCM6206C	32K x 8	PRODUCTS		V	٧	
MCM6205C	32K x 9			V	V	

	Symbol			8		10		12	-15			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	8		10	_	12	_	15		ns	3
Address Access Time	tAVQV	tAA	_	8	-	10	_	12		15	ns	
Enable Access Time	tELQV	tACS	_	8	-	10		12		15	ns	4
Output Enable Access Time	tGLQV	^t OE	_	4	=	5	_	6	_	8	ns	<u> </u>
Output Hold from Address Change	¹AXQX	t _{OH}	4		4	_	4		4	_	ns	
Enable Low to Output Active	tELQX	tCLZ	4		4	T —	4	[-	4	- I	ns	5,6,7
Output Enable Low to Output Active	tGLQX	¹OLZ	0		0		0		0		ns	5,6,7
Enable High to Output High-Z	†EHQZ	tCHZ	0	4	0	5	0	6	0	8	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	tonz	0	4	0	5	0	6	0	7	ns	5,6,7
Power Up Time	†ELICCH	tpu	0		0	_	0	-	0	_	ns	
Power Down Time	tEHICCL	1PD	=	8	_	10	-	12		15	ns	


NOTES:

- 1. $\overline{\mathbf{W}}$ is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.
- 5. At any given voltage and temperature, tehoz max < telox min, and tohox at tohox min, both for a given device and from device to device.
- 6. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \leq V_{IL}$ and $\overline{G} \ \leq V_{IL}.$


READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)




AC TEST LOADS



See Output Load Conditions, page 18.

Figure 1A

TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

255 Ω 480 Ω 5 pF (INCLUDING SCOPE AND JIG)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLES

Product Family	Configuration	-8	-10	-12	-15	Density
MCM6288C and MCM6290C	16K x 4	V	٧	EXIS	TING MOTOROLA PRODUCTS	
MCM6287C	64K x 1	V	V			64K
MCM6264C	8K x 8		٧	N.		
MCM6265C	8K x 9		V	√		
MCM6208C and MCM6209C	64K x 4	1	v.	V		
MCM6207C	256K x 1	FUTURE MOTOROLA	, V	٧		256K
MCM6206C	32K x 8	PRODUCTS			√	
MCM6205C	32K x 9			V	V	

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2, and 3)


RITE CYCLE 1 (W Controlle	Sym		ı -8		-	10		12	-15			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	8	_	10	_	12		15	_	ns	4
Address Setup Time	tavwl	tas	0	_	0		0	_	0		ns	<u> </u>
Address Valid to End of Write	tavwh	taw	8		9		10	_	12		ns	
Write Pulse Width	twlwh,	twp	8	-	9	-	10	_	12		ns	<u> </u>
Write Pulse Width, G High (Output Enable devices)	twlwh.	tWP	6	-	7		8		10	_	ns	5
Data Valid to End of Write	tDVWH	tDW	4	-	5	T-	6	<u> </u>	7	_	ns	ļ
Data Hold Time	twhDX	tDH	0		0	T-	0	_	0		ns	
Write Low to Output High-Z	twLQZ	twz	0	4	0	5	0	6	0	7	ns	6,7,8
Write High to Output Active	twhox	tow	4	<u> </u>	4	_	4	_	4		ns	6,7,8
Write Recovery Time	twhax	twr	0	T -	0	_	0		0		ns	


WRITE CYCLE 2 (E Controlled) (See Notes 1, 2, and 3)

	Symbol		-8		-10		-12		-15			Ì
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	8	<u>Γ</u>	10	_	12		15		ns	4
Address Setup Time	tAVEL	†AS	0	_	0		0	-	0		ns	
Address Valid to End of Write	taveh	taw	8		9		10		12	<u> </u>	ns	
Enable to End of Write	teleh,	tcw	6	_	7		8	_	10		ns	9,10
Data Valid to End of Write	†DVEH	tow	4	-	5	_	6	<u> </u>	7		ns	
Data Hold Time	tEHDX	tDH	0	-	0	Τ-	0	_	0	<u>_</u> _	ns	<u> </u>
Write Recovery Time	1EHAX	twr	0	T-	0	T-	0		0	<u>L</u> _	ns	

NOTES:

- 1. A write occurs during the overlap of $\overline{E}\ lo\underline{w}$ and \overline{W} low.
- 2. For devices with multiple chip enables, E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
- 3. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. For Output Enable devices, if $\overline{G} \ge V_{IH},$ the output will remain in a high impedance state.
- 6. At any given voltage and temperature, twLQG max < twHQX min, both for a given device and from device to device.
- 7. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If E goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 10. If \vec{E} goes high coincident with or before \vec{W} goes high, the output will remain in a high impedance state.






QuickRAM II, Page 7


64K x 1 Bit Fast Static RAM

MCM6287C



22	P PACKAGE 300 MIL PLASTIC CASE 736A
24 Milit	J PACKAGE 300 MIL SOJ CASE 810A

DUAL-IN-LINE



PIN NAMES				
A0-A15 Address Input E Chip Enable W Write Enable D Data Input	Q Data Output VCC +5 V Power Supply VSS Ground NC No Connection			

MCM6287C TRUTH TABLE (X = don't care)

Ē	w	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Read	^I CCA	Dout	Read Cycle
L L	L	Write	ICCA	High-Z	Write Cycle

