

MB814260A-70/-80/-10

CMOS 256K x 16 Bits Fast Page Mode Dynamic RAM

The Fujitsu MB814260A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16- or 8-bit increments. The MB814260A features a fast page mode of operation whereby high-speed access of up to 512 x 16 bits of data can be selected in the same row. The MB814260A DRAM is ideally suited for memory applications where very low power dissipation and high bandwidth are basic requirements of the design such as embedded control buffers, portable computers, and video imaging equipment.

The MB814260A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

Parameter		MB814260A-70	MB814260A-80	MB814260A-10
RAS Access Time		70 ns max.	80 ns max.	100 ns max.
CAS Access Time		20 ns max.	20 ns max.	25 ns max.
Address Access Time		35 ns max.	40 ns max.	45 ns max.
Random Cycle Time		125 ns min.	140 ns min.	170 ns min.
Fast Page Mode Cycle Time		45 ns min.	50 ns min.	55 ns min.
Low Power Dissipation	Operating Current	853 mW max.	770 mW max.	633 mW max.
	Standby Current	11 mW max. (TTL level)/5.5 mW max. (CMOS level)		

- 262,144 words x 16 bits organization
- Silicon gate, CMOS, 3D-stacked capacitor cell
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows x 9 columns address scheme
- 1 WE/2 CAS
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or hidden refresh
- Fast page mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance


Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Voltage at any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7	V
Voltage of V_{CC} supply relative to V_{SS}	V_{CC}	-1 to +7	V
Power dissipation	PD	1.0	W
Short circuit output current	—	50	mA
Storage temperature	T_{STG}	-55 to +125	°C


— Note —

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY




Plastic ZIP
(ZIP-40P-M01)



Plastic SOJ
(LCC-40P-M01)



Plastic TSOP-II
(normal bend leads)
(FPT-44P-M07)




(reverse bend leads)
(FPT-44P-M08)

Package and Ordering Information

- 40-pin plastic (475 mil) ZIP, order as MB814260A-xxPZ
- 40-pin plastic (400 mil) SOJ, order as MB814260A-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814260A-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB814260A-xxPFTR

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 – MB814260A DYNAMIC RAM – BLOCK DIAGRAM




CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)


Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A8	C_{IN1}	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C_{IN2}	—	7	pF
Input/Output Capacitance, DQ1 to DQ16	C_{DQ}	—	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS

40-Pin ZIP:
(TOP VIEW)




40-Pin SOJ:
(TOP VIEW)




44-Pin FPT:
(TOP VIEW)

<Normal Bend : FPT-44P-M07>



<Reverse Bend : FPT-44P-M08>



Designator	Function
A0 to A8	Address inputs. row : A0 to A8 column : A0 to A8 refresh : A0 to A8
$\overline{\text{RAS}}$	Row address strobe.
$\overline{\text{LCAS}}$	Lower column address strobe
$\overline{\text{UCAS}}$	Upper column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable.
DQ1 to DQ16	Data Input/ Output
VCC	+5 volt power supply.
VSS	Circuit ground.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V_{CC}	4.5	5.0	5.5	V	0 °C to +70 °C
		V_{SS}	0	0	0		
Input High Voltage, all inputs	1	V_{IH}	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	V_{IL}	−2.0	—	0.8	V	
Input Low Voltage, DQ(*)	1	V_{ILD}	−1.0	—	0.8	V	

* : Undershoots of up to −2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 5. First, nine row address bits are input on pins A0–through–A8 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1–DQ8 is strobed by \overline{LCAS} and DQ9–DQ16 is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

t_{IRAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

t_{ICAC} : from the falling edge of \overline{LCAS} (for DQ1–DQ8) \overline{UCAS} (for DQ9–DQ16) when t_{RCD} is greater than t_{RCD} (max).

t_{IAA} : from column address input when t_{RAD} is greater than t_{RAD} (max).

t_{IOEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either \overline{LCAS} / \overline{UCAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512x16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min	Typ	Max	
Output high voltage	1	V_{OH}	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage	1	V_{OL}	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0V \leq V_{IN} \leq 5.5V$; $4.5V \leq V_{CC} \leq 5.5V$; $V_{SS} = 0V$; All other pins not under test = $0V$	-10	—	10	μA
Output leakage current		$I_{DQ(L)}$	$0V \leq V_{OUT} \leq 5.5V$; Data out disabled	-10	—	10	
Operating current (Average Power supply current)	MB814260A-70	I_{CC1}	\overline{RAS} & \overline{LCAS} , \overline{UCAS} cycling; $t_{RC} = \text{min}$	—	—	155	mA
	MB814260A-80					140	
	MB814260A-10					115	
Standby current (Power supply current)	TTL level	I_{CC2}	$\overline{RAS} = \overline{LCAS}$, $\overline{UCAS} = V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{RAS} = \overline{LCAS}$, $\overline{UCAS} \geq V_{CC} - 0.2V$			1.0	
Refresh current #1 (Average power sup- ply current)	MB814260A-70	I_{CC3}	\overline{LCAS} , $\overline{UCAS} = V_{IH}$, \overline{RAS} cycling; $t_{RC} = \text{min}$	—	—	155	mA
	MB814260A-80					140	
	MB814260A-10					115	
Fast Page Mode current	MB814260A-70	I_{CC4}	$\overline{RAS} = V_{IL}$, \overline{LCAS} , \overline{UCAS} cycling; $t_{PC} = \text{min}$	—	—	80	mA
	MB814260A-80					72	
	MB814260A-10					60	
Refresh current #2 (Average power sup- ply current)	MB814260A-70	I_{CC5}	\overline{RAS} cycling; \overline{CAS} -before- \overline{RAS} ; $t_{RC} = \text{min}$	—	—	155	mA
	MB814260A-80					140	
	MB814260A-10					115	

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814260A-70		MB814260A-80		MB814260A-10		Unit
				Min	Max	Min	Max	Min	Max	
1	Time Between Refresh		t_{REF}	—	8.2	—	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		t_{RC}	125	—	140	—	170	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	175	—	195	—	230	—	ns
4	Access Time from \overline{RAS}	6,9	t_{RAC}	—	70	—	80	—	100	ns
5	Access Time from \overline{CAS}	7,9	t_{CAC}	—	20	—	20	—	25	ns
6	Column Address Access Time	8,9	t_{AA}	—	35	—	40	—	45	ns
7	Output Hold Time		t_{OH}	0	—	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t_{OFF}	—	15	—	20	—	20	ns
10	Transition Time		t_T	2	50	2	50	2	50	ns
11	\overline{RAS} Precharge Time		t_{RP}	45	—	50	—	60	—	ns
12	\overline{RAS} Pulse Width		t_{RAS}	70	100000	80	100000	100	100000	ns
13	\overline{RAS} Hold Time		t_{RSH}	20	—	20	—	25	—	ns
14	\overline{CAS} to \overline{RAS} Precharge Time		t_{CRP}	5	—	5	—	5	—	ns
15	\overline{RAS} to \overline{CAS} Delay Time	11,12	t_{RCD}	20	50	20	60	25	75	ns
16	\overline{CAS} Pulse Width		t_{CAS}	20	—	20	—	25	—	ns
17	\overline{CAS} Hold Time		t_{CSH}	70	—	80	—	100	—	ns
18	\overline{CAS} Precharge Time (Normal)	19	t_{CPN}	10	—	10	—	10	—	ns
19	Row Address Set Up Time		t_{ASR}	0	—	0	—	0	—	ns
20	Row Address Hold Time		t_{RAH}	10	—	10	—	15	—	ns
21	Column Address Set Up Time		t_{ASC}	0	—	0	—	0	—	ns
22	Column Address Hold Time		t_{CAH}	12	—	15	—	15	—	ns
23	\overline{RAS} to Column Address Delay Time	13	t_{RAD}	15	35	15	40	20	55	ns
24	Column Address to \overline{RAS} Lead Time		t_{RAL}	35	—	40	—	45	—	ns
25	Column Address to \overline{CAS} Lead Time		t_{CAL}	35	—	40	—	45	—	ns
26	Read Command Set Up Time		t_{RCS}	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to \overline{RAS}	14	t_{RRH}	0	—	0	—	0	—	ns
28	Read Command Hold Time Referenced to \overline{CAS}	14	t_{RCH}	0	—	0	—	0	—	ns
29	Write Command Set Up Time	15	t_{WCS}	0	—	0	—	0	—	ns
30	Write Command Hold Time		t_{WCH}	10	—	12	—	15	—	ns
31	\overline{WE} Pulse Width		t_{WP}	10	—	12	—	15	—	ns
32	Write Command to \overline{RAS} Lead Time		t_{RWL}	20	—	20	—	25	—	ns
33	Write Command to \overline{CAS} Lead Time		t_{CWL}	18	—	20	—	20	—	ns
34	DIN set Up Time		t_{DS}	0	—	0	—	0	—	ns
35	DIN Hold Time		t_{DH}	10	—	12	—	15	—	ns
36	\overline{RAS} to \overline{WE} Delay Time		t_{RWD}	95	—	110	—	130	—	ns
37	\overline{CAS} to \overline{WE} Delay Time		t_{CWD}	45	—	50	—	55	—	ns
38	Column Address to \overline{WE} Delay Time		t_{AWD}	60	—	70	—	75	—	ns
39	\overline{RAS} Precharge time to \overline{CAS} Active Time (Refresh cycles)		t_{RPC}	0	—	0	—	0	—	ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814260A-70		MB814260A-80		MB814260A-10		Unit
				Min	Max	Min	Max	Min	Max	
40	CAS Set Up Time for CAS-before-RAS Refresh		t_{CSR}	0	—	0	—	0	—	ns
41	CAS Hold Time for CAS-before-RAS Refresh		t_{CHR}	10	—	12	—	15	—	ns
42	Access Time from OE	9	t_{OEA}	—	20	—	20	—	25	ns
43	Output Buffer Turn Off Delay from OE	10	t_{OEZ}	—	15	—	20	—	20	ns
44	OE to RAS Lead Time for Valid Data		t_{OEL}	10	—	10	—	10	—	ns
45	OE Hold Time Referenced to WE	16	t_{OEH}	0	—	0	—	0	—	ns
46	OE to Data In Delay Time		t_{OED}	15	—	20	—	20	—	ns
47	DIN to CAS Delay Time	17	t_{DZC}	0	—	0	—	0	—	ns
48	DIN to OE Delay Time	17	t_{DZO}	0	—	0	—	0	—	ns
50	Fast Page Mode RAS Pulse width		t_{RASP}	—	200000	—	200000	—	200000	ns
51	Fast Page Mode Read/Write Cycle Time		t_{PC}	45	—	50	—	55	—	ns
52	Fast Page Mode Read-Modify-Write Cycle Time		t_{PRWC}	93	—	105	—	110	—	ns
53	Access Time from CAS Precharge	9,18	t_{CPA}	—	40	—	45	—	50	ns
54	Fast Page Mode CAS Precharge Time		t_{CP}	10	—	10	—	10	—	ns
55	Fast Page Mode RAS Hold Time from CAS Precharge		t_{RHCP}	40	—	45	—	50	—	ns
56	Fast Page Mode CAS Precharge to WE Delay Time		t_{CPWD}	65	—	75	—	80	—	ns

Notes:

- Referenced to VSS.
- I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 I_{CC} depends on the number of address change as $RAS = V_{IH}$ and $UCAS = V_{IH}$, $LCAS = V_{IH}$, $V_{IL} > -0.5V$.
 I_{CC1} , I_{CC3} and I_{CC5} are specified at three time of address change during $RAS = V_{IH}$ and $UCAS = V_{IH}$, $LCAS = V_{IH}$.
 I_{CC4} is specified at one time of address change during one Page cycle.
- An Initial pause ($RAS = CAS = V_{IH}$) of 200 μs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{RCD} \leq t_{RCD} (max)$, $t_{RAD} \leq t_{RAD} (max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- If $t_{RCD} \geq t_{RCD} (max)$, $t_{RAD} \geq t_{RAD} (max)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
- If $t_{RAD} \geq t_{RAD} (max)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
- Measured with a load equivalent to two TTL loads and 100 pF.
- t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- Operation within the $t_{RCD} (max)$ limit ensures that $t_{RAC} (max)$ can be met. $t_{RCD} (max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- $t_{RCD} (min) = t_{RAH} (min) + 2t_T + t_{ASC} (min)$.
- Operation within the $t_{RAD} (max)$ limit ensures that $t_{RAC} (max)$ can be met. $t_{RAD} (max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS} (min)$ the data output pin will remain High-Z state through entire cycle.
- Assumes that $t_{WCS} < t_{WCS} (min)$.
- Either t_{DZC} or t_{DZO} must be satisfied.
- t_{CPA} is access time from the selection of a new column address (that is caused by changing both $UCAS$ and $LCAS$ from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA} (max)$.
- Assumes that CAS-before-RAS refresh.

Fig. 2 – t_{RAC} vs. t_{RCD}




Fig. 3 – t_{RAC} vs. t_{RAD}





Fig. 4 – t_{CPA} vs. t_{CP}




FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input					Address		Input/Output Data				Refresh	Note
	$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Row	Column	DQ1 to DQ8		DQ9 to DQ16			
								Input	Output	Input	Output		
Standby	H	H	H	X	X	–	–	–	High-Z	–	High-Z	–	
Read Cycle	L	L H L	H L L	H	L	Valid	Valid	–	Valid High-Z Valid	–	High-Z Valid Valid	Yes. *	$t_{\text{RCS}} \geq t_{\text{RCS}}(\text{min.})$
Write Cycle (Early Write)	L	L H L	H L L	L	X	Valid	Valid	Valid – Valid	High-Z	– Valid Valid	High-Z	Yes. *	$t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid – Valid	Valid High-Z Valid	– Valid Valid	High-Z Valid Valid	Yes. *	
$\overline{\text{RAS}}$ -only Refresh Cycle	L	H	H	X	X	Valid	–	–	High-Z	–	High-Z	Yes.	
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	L	L	L	X	X	–	–	–	High-Z	–	High-Z	Yes.	$t_{\text{CSR}} \geq t_{\text{CSR}}(\text{min.})$
Hidden Refresh Cycle	H→L	L H L	H L L	H	L	–	–	–	Valid High-Z Valid	–	High-Z Valid Valid	Yes.	Previous data is kept

X: "H" or "L"

*: It is impossible in Fast Page Mode

Fig. 5 – READ CYCLE



DESCRIPTION


To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. \overline{LCAS} controls the input/output data on DQ1–DQ8 pins, \overline{UCAS} controls one on DQ8–DQ16 pins. The access time is determined by \overline{RAS} (t_{RAC}), $\overline{LCAS}/\overline{UCAS}$ (t_{CAC}), \overline{OE} (t_{OEA}) or column addresses (t_{AA}) under the following conditions:

If $t_{RCD} > t_{RCD}(\max)$, access time = t_{CAC} .

If $t_{RAD} > t_{RAD}(\max)$, access time = t_{AA} .


If \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} (which ever occurs later), access time = t_{OEA} .

However, if either $\overline{LCAS}/\overline{UCAS}$ or \overline{OE} goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

Fig. 6 – EARLY WRITE CYCLE (\overline{OE} = "H" or "L") "H" or "L"
DESCRIPTION

A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, OE write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} , t_{RAL} and t_{CAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pins are latched with the falling edge of LCAS or UCAS and written into memory.


Fig. 7 – $\overline{\text{OE}}$ (DELAYED WRITE CYCLE)



DESCRIPTION

In the $\overline{\text{OE}}$ (delayed write) cycle, t_{WCS} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of $\overline{\text{WE}}$ and written into memory. The Output Enable (OE) signal must be changed from Low to High before $\overline{\text{WE}}$ goes Low ($t_{OED} + t + t_{DS}$).

Fig. 8 - READ-MODIFY-WRITE-CYCLE




□ "H" or "L"

DESCRIPTION


The read-modify-write cycle is executed by changing \overline{WE} from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from Low to High after the memory access time.

Fig. 9 – FAST PAGE MODE READ CYCLE

**DESCRIPTION**

The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining **RAS** at a Low level and **WE** at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tCAC, tAA, tCPA, or tOEA, whichever one is the latest in occurring.


Fig. 10 – FAST PAGE MODE WRITE CYCLE (\overline{OE} = "H" or "L")



DESCRIPTION

The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ1 to DQ8 is latched on the falling edge of LCAS and one appearing on the DQ9 to DQ16 is latched on the falling edge of UCAS and the data is written into the memory. During the fast page mode write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{CWL} must be satisfied.

Fig. 11 – FAST PAGE MODE $\overline{\text{OE}}$ WRITE CYCLE



DESCRIPTION

The fast page mode $\overline{\text{OE}}$ (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$. Input data on the DQ pins are latched on the falling edge of $\overline{\text{WE}}$ and written into memory. In the fast page mode delayed write cycle, $\overline{\text{OE}}$ must be changed from Low to High before $\overline{\text{WE}}$ goes Low ($t_{OED} + t_T + t_{DS}$).






Fig. 12 – FAST PAGE MODE READ-MODIFY-WRITE CYCLE

**DESCRIPTION**

During fast page mode of operation, the read-modify-write cycle can be executed by switching $\overline{\text{WE}}$ from High to Low after input data appears at the DQ pins during a normal cycle.

Fig. 13 – $\overline{\text{RAS}}$ -ONLY REFRESH ($\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"} \text{ or } \text{"L"}$)




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, DQ pins are kept in a high-impedance state.


Fig. 14 – $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH (ADDRESSES = $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"} \text{ or } \text{"L"}$)



DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.


Fig. 15 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

Fig. 16 – $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. After a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, if $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0–A8 at the second falling edge of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$.

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows :

- 1) Normalize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


No.	Parameter	Symbol	MB814260A-70		MB814260A-80		MB814260A-10		Unit
			Min	Max	Min	Max	Min	Max	
90	Access Time from $\overline{\text{CAS}}$	t_{FCAC}	—	55	—	60	—	70	ns
91	Column Address Hold Time	t_{FCAH}	30	—	35	—	40	—	ns
92	$\overline{\text{CAS}}$ to WE Delay Time	t_{FCWD}	80	—	90	—	100	—	ns
93	$\overline{\text{CAS}}$ Pulse width	t_{FCAS}	55	—	60	—	70	—	ns
94	$\overline{\text{RAS}}$ Hold Time	t_{FRSH}	55	—	60	—	70	—	ns

Note . Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

PACKAGE DIMENSIONS

(Suffix : -PJ)

40-LEAD PLASTIC LEADED CHIP CARRIER (CASE No.: LCC-40P-M01)



*Resin protrusion. (Each side: $.006$ (0.15) MAX.)


©1992 FUJITSU LIMITED C40051S-2C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : -PZ)

40-LEAD ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-40P-M01)






©1992 FUJITSU LIMITED Z40001S-1C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTN)

44-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-44P-M07)




* : Resin protrusion.(Each side : .006(0.15) MAX)

©1992 FUJITSU LIMITED F44016S-1C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTR)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.