FUJITSU

DATA SHEET

MB814260A-70/-80/-10

CMOS 256K x 16 Bits Fast Page Mode Dynamic RAM

The Fujitsu MB814260A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16- or 8-bit increments. The MB814260A features a fast page mode of operation whereby high-speed access of up to 512 x 16 bits of data can be selected in the same row. The MB814260A DRAM is ideally suited for memory applications where very low power dissipation and high bandwidth are basic requirements of the design such as embedded control buffers, portable computers, and video imaging equipment.

The MB814260A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

Pa	arameter	MB814260A-70	MB814260A-80	MB814260A-10		
RAS Access	Time	70 ns max.	80 ns max.	100 ns max.		
CAS Access	Time	20 ns max.	20 ns max.	25 ns max.		
Address Access Time		35 ns max.	40 ns max.	45 ns max.		
Random Cyc	cle Time	125 ns min. 140 ns min		170 ns min.		
Fast Page M	lode Cycle Time	45 ns min.	50 ns min.	55 ns min.		
Low Power	Operating Current	853 mW max.	770 mW max.	633 mW max.		
Dissipation	Standby Current	11 mW max. (TTI	_ level)/5.5 mW m	ax. (CMOS level)		

- 262,144 words x 16 bits organization
- Silicon gate, CMOS, 3D-stacked capacitor cell
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows x 9 columns address scheme


- 1 WE/2 CAS
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or hidden refresh
- Fast page mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Voltage at any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage of V _{CC} supply relative to V _{SS}	V _{cc}	-1 to +7	V
Power dissipation	PD	1.0	W
Short circuit output current	_	50	mA
Storage temperature	T _{STG}	-55 to +125	°C

- Note -

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Plastic ZIP (ZIP-40P-M01)



Piastic SOJ (LCC-40P-M01)



Marking side

Plastic TSOP-II


(normal bend leads) (FPT-44P-M07) (r

(reverse bend leads) (FPT-44P-M08)

Package and Ordering Information

- 40-pin plastic (475 mil) ZIP, order as MB814260A-xxPZ
- 40-pin plastic (400 mil) SOJ, order as MB814260A-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814260A-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB814260A-xxPFTR


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ16	C DQ	_	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp	
Supply Voltage		Vcc	4.5	5.0	5.5	,,,		
Supply voltage	_ <u> </u>	V _{SS}	0	0	0	1 V		
Input High Voltage, all inputs	1	VIH	2.4		6.5	V	0 °C to +70 °C	
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	V		
Input Low Voltage, DQ(*)	1	VILD	-1.0		0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 5. First, nine row address bits are input on pins A0–through–A8 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (LCAS). Both row and column addresses must be stable on or before the falling edge of RAS and LCAS or UCAS, respectively. The address latches are of the flow–through type; thus, address information appearing after trans (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read—modify—write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data—latch strobe. In an early write cycle, the input data of DQ1–DQ8 is strobed by \overline{LCAS} and DQ9–DQ16 is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} . In a delayed write or a read—modify—write cycle, \overline{WE} goes Low after \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write—enable signal.

DATA OUTPUT

The three—state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high—impedance state until the column address strobe goes Low. When a read or read—modify—write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of TCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tRCD is greater than tRCD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

tOEA: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa

The data remains valid until either LCAS / UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512x16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) Notes 3

Paramt	Paramter Notes Symbol		Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{OH}	I _{OH} = –5 mA	2.4		_	V	
Output low voltage	utput low voltage		1 _{OL} = 4.2 mA	_	——————————————————————————————————————	0.4	V	
Input leakage current	(any input)	l I(L)	$0V \le V_{IN} \le 5.5V$; $4.5V \le V_{CC} \le 5.5V$; $V_{SS} = 0V$; All other pins not under test = $0V$	-10	_	10	μА	
Output leakage currer	nt	l _{DQ(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10		
Operating current	MB814260A-70					155		
(Average Power supply current)	MB814260A80	I _{CC1}	RAS & LCAS, UCAS cycling;	_	_	140	mA	
2	MB814260A-10					115		
Standby current	TTL level	1	RAS = LCAS, UCAS =V _{IH}			2.0		
(Power supply current)	CMOS level	1 _{CC2}	RAS = LCAS, UCAS ≥ V _{CC} -0.2V		_	1.0	mA	
Refresh current #1 MB814260A-						155		
(Average power sup-	MB814260A-80	I _{CC3}	LCAS, UCAS = VIH, RAS cycling;	_	_	140	mA	
ply current) 2	MB814260A-10					115		
Fast Page Mode	MB814260A-70		RAS =VIL, LCAS, UCAS cycling;			80		
current 2	MB814260A-80	I _{CC4}	tpc = min	_	_	72	mA	
	MB814260A-10					60		
Refresh current #2	MB814260A-70		RAS cycling;		-	155		
(Average power sup-	MB814260A-80	I _{CC5}	CAS-before-RAS;			140	mA	
ply current) 2	MB814260A-10		trc = min			115		

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	mmended operating conditions un		MB814260A-70		T	260A-80	MB8142		
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	tREF	_	8.2	_	8.2		8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	125	-	140		170	_	ns
3	Read-Modify-Write Cycle Time	t _{RWC}	175	_	195	_	230		ns
4	Access Time from RAS 6,9	t _{RAC}	_	70	_	80	_	100	ns
5	Access Time from CAS 7,9	t _{CAC}	_	20	_	20	_	25	ns
6	Column Address Access Time 8,9	t _{AA}	_	35		40		45	ns
7	Output Hold Time	t _{OH}	0	_	0		0	_	ns
8	Output Buffer Turn On Delay Time	t _{ON}	0		0	_	0		ns
9	Output Buffer Turn off Delay Time 10	toff	<u> </u>	15	_	20	_	20	ns
10	Transition Time	t _T	2	50	2	50	2	50	ns
11	RAS Precharge Time	t _{RP}	45	_	50	_	60		ns
12	RAS Pulse Width	tRAS	70	100000	80	100000	100	100000	ns
13	RAS Hold Time	tRSH	20	_	20	_	25	_	ns
14	CAS to RAS Precharge Time	t _{CRP}	5	_	5		5		ns
15	RAS to CAS Delay Time [11,12]	t _{RCD}	20	50	20	60	25	75	ns
16	CAS Pulse Width	t _{CAS}	20		20	_	25	_	ns
17	CAS Hold Time	t _{CSH}	70	_	80	_	100	_	ns
18	CAS Precharge Time (Normal) 19	t _{CPN}	10		10	_	10	-	ns
19	Row Address Set Up Time	tasa	0		0	_	0		ns
20	Row Address Hold Time	t _{RAH}	10	_	10		15		ns
21	Column Address Set Up Time	t ASC	0		0	_	0		ns
22	Column Address Hold Time	t _{CAH}	12		15		15		ns
23	RAS to Column Address Delay Time 13		15	35	15	40	20	55	ns
24	Column Address to RAS Lead Time	t _{RAD}	35		40	40	45	33	ns
	Column Address to CAS Lead Time	. .	35		40	_	45	_	-
25	Read Command Set Up Time	CAL	0		0		0		ns ns
26	Read Command Hold Time	t _{RCS}							115
27	Referenced to RAS	t _{RRH}	0		0	_	0		ns
28	Read Command Hold Time Referenced to CAS 14	t _{RCH}	0	-	0	_	0	_	ns
29	Write Command Set Up Time 15	twcs	0	_	0	-	0	_	ns
30	Write Command Hold Time	twch	10	—	12	-	15	_	ns
31	WE Pulse Width	t _{WP}	10		12		15	_	ns
32	Write Command to RAS Lead Time	t _{RWL}	20		20		25	_	ns
33	Write Command to CAS Lead Time	tcwL	18	_	20		20	_	ns
34	DIN set Up Time	t _{DS}	0		0		0		ns
35	DIN Hold Time	t _{DH}	10	_	12	_	15		ns
36	RAS to WE Delay Time	t _{RWD}	95		110		130	_	ns
37	CAS to WE Delay Time	t _{CWD}	45		50		55	_	ns
38	Column Address to WE Delay Time	t _{AWD}	60		70	-	75		ns
39	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0		0	_	0	_	ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.				MB814	260A-70	MB814	260A-80	MB814	260A-10	
140.	Parameter No	tes Syn	lodn	Min	Max	Min	Max	Min	Max	Unit
40	CAS Set Up Time for CAS-before- RAS Refresh	t _C :	SR	0	-	0	_	0	_	ns
41	CAS Hold Time for CAS-before— RAS Refresh	t _{Ci}	⊣R	10		12	_	15	_	ns
42	Access Time from OE	9 t _O	EA	_	20		20	_	25	ns
43	Output Buffer Turn Off Delay from OE	0 t _O	ΕZ		15		20	_	20	ns
44	OE to RAS Lead Time for Valid Data	t o	EL	10		10	_	10	_	ns
45	OE Hold Time Referenced to WE	6 t _o	EH	0	_	0	_	0	_	ns
46	OE to Data In Delay Time	t o	ED	15	_	20	_	20		ns
47	DIN to CAS Delay Time	7 t _D ;	ZC	0		0	_	0		ns
48	DIN to OE Delay Time	7 t _{D:}	zo ·	0	_	0	_	0	_	ns
50	Fast Page Mode RAS Pulse width	t _{R.}	ASP	_	200000	_	200000		200000	ns
51	Fast Page Mode Read/Write Cycle Time	t _P	С	45	_	50	_	55		ns
52	Fast Page Mode Read-Modify-Write Cycle Time	t _P	RWC	93	_	105	_	110		ns
53	Access Time from CAS Precharge 9	18 t c	PA		40		45	_	50	ns
54	Fast Page Mode CAS Precharge Time	t _{Cf}		10		10	_	10	-	ns
55	Fast Page Mode RAS Hold Time from CAS Precharge	t _R	HCP	40	_	45	-	50	_	ns
56	Fast Page Mode CAS Precharge to WE Delay Time	t c	PWD	65	_	75	_	80	-	ns

Notes:

- Referenced to VSS.
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $V_{IL} > -0.5V$.
 - lcc1, lcc3 and lcc5 are specified at three time of address change during $\overline{RAS} = VIL$ and $\overline{UCAS} = VIH$, $\overline{LCAS} = VIH$.
 - Icc4 is specified at one time of address change during one Page cycle.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up 12. followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input 14. signals. Also transition times are measured between V_{IH} (min) and V_{IL} 15. (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than 16.
 the maximum recommended value shown in this table, t_{RAC} will be 17.
 increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 18.
 2 and 3.
- If tRCD≥ tRCD (max), tRAD≥ tRAD (max), and tASC≥ tAA tCAC t T, access time is tCAC.
- 8. If trad \geq trad (max) and tasc \leq taa tcac t T, access time is t AA.


- Measured with a load equivalent to two TTL loads and 100 pF.
- toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RCD} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 2. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min).
- Operation within the trad (max) limit ensures that trad (max) can be met.
 trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - Either trrh or trch must be satisfied for a read cycle.
- twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- Assumes that twos < twos (min).
- Either tozo or tozo must be satisfied
- tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 19. Assuemes that CAS -before-RAS refresh.





FUNCTIONAL TRUTH TABLE


	lgan (m. 1195)	Clo	ock Inp	ut		Ad	Address Input/Output D						
Operation Mode						_		DQ1	to DQ8	DQ9 t	DQ16	Refresh	Note
	RAS	LCAS	UCAS	WE	ŌĒ	Row Colum	Column	Input	Output	Input	Output	neiresii	Note
Standby	н	н	н	х	х	-	_	-	High-Z	-	High-Z	-	
Read Cycle	L	L H L	HLL	Н	L	Valid	Valid	-	Valid High-Z Valid	-	High-Z Valid	Yes. *	tRCS≥ tRCS (min.)
Write Cycle (Early Write)	L	LHL	HLL	L	х	Valid	Valid	Valid Valid	High–Z	- Valid Valid	Valld High-Z	Yes. *	tWCS≥ tWCS (min.)
Read-Modify-	L	LHL	TL	H→L	L→H	Valid	Valid	Valid Valid	Valid High-Z Valid	- Valid Valid	High-Z Valid	Yes. *	
RAS-only Refresh Cycle	L	Н	H	X	х	Valid	-	-	High-Z	-	vallo High-Z	Yes.	
CAS-before- RAS Refresh Cycle	L	L	L	x	х	ı	_	_	High-Z	_	High–Z	Yes.	tCSR≥ tCSR (min.)
Hidden Refresh	H→L	LHL	HLL	Н	٦	-	_	_	Valid High–Z Valid	-	High-Z Valid Valid	Yes.	Previous data is kept.


X; "H" or "L"
*; It is impossible in Fast Page Mode


























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS—only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, DQ pins are kept in a high-impedance state.







A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After a CAS-before-RAS refresh cycle, if LCAS or UCAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0–A8 at the second falling edge of LCAS or UCAS.

The CAS-before-HAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

NI.			MB814260A-70		MB8142	60 A8 0	MB8142	MB814260A-10	
No. Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit
90	Access Time from CAS	t _{FCAC}		55	_	60		_ 70	ns
91	Column Address Hold Time	t FCAH	30		35	-	40	_	ns
92	CAS to WE Delay Time	t FCWD	80		90		100	_	ns
93	CAS Pulse width	t FCAS	55	_	60		70	_	ns
94	RAS Hold Time	t _{FRSH}	55	_	60		70	_	ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only.


PACKAGE DIMENSIONS

(Suffix:-PJ)




PACKAGE DIMENSIONS (Continued)

(Suffix:-PZ)




PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTN)



PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTR)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.