

# 8XC251SB HIGH-PERFORMANCE CHMOS SINGLE-CHIP MICROCONTROLLER

Commercial

■ Binary-code Compatible with MCS<sup>®</sup> 51 User-selectable Configurations: **Microcontrollers** - External Wait State - Address Range Pin Compatible with 44-lead PLCC — Page Mode MCS 51 Microcontrollers ■ 32 Programmable I/O Lines Register-based MCS 251 Architecture - 40-byte Register File Seven Maskable Interrupt Sources with - Registers Accessible as Bytes, Words, Four Programmable Priority Levels and Double Words ■ Three Flexible 16-bit Timer/counters Enriched Instruction Set Hardware Watchdog Timer — 16-bit and 32-bit Arithmetic and Logic Programmable Counter Array Instructions Compare and Conditional Jump - High-speed Output Instructions - Compare/Capture Operation - Expanded Set of Move Instructions — Pulse Width Modulator - Watchdog Timer Linear Addressing Programmable Serial I/O Port 128-Kbyte External Code/Data Memory - Framing Error Detection Space - Automatic Address Recognition 16-Kbyte On-chip OTPROM/ROM (Optional device without ROM available) Power-saving Idle and Powerdown Modes 16-bit Internal Code Fetch ■ High-performance CHMOS Technology 64-Kbyte Extended Stack Space 0–16 MHz Operation 1-Kbyte On-chip Data RAM Complete System Development Support 8-bit. 2-clock External Code Fetch in - Compatible with Existing Tools Page Mode - New Tools Available: Compiler. Instruction Pipeline Assembler, Debugger, ICE

A member of the Intel family of 8-bit MCS 251 microcontrollers, the 8XC251SB is binary-code compatible with MCS 51 microcontrollers and pin compatible with 44-lead PLCC MCS 51 microcontrollers. MCS 251 microcontrollers feature an enriched instruction set, linear addressing, and efficient C-language support. The 8XC251SB has 1 Kbyte of on-chip RAM and is available with 16 Kbytes of on-chip OTPROM (87C251SB), with 16 Kbytes of ROM (83C251SB), or without ROM (80C251SB). A variety of features can be selected by user-programmed OTPROM configuration (87C251SB) or factory-programmed ROM configuration (83C251SB).

Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Information contained herein supersedes previously published specifications on these devices from Intel. © INTEL CORPORATION. 1995 September 1995 Order Number: 272616-003




Figure 1. 8XC251SB Block Diagram

ADVANCED INFORMATION

لمint

### **COMMERCIAL TEMPERATURE RANGE**

With the commercial (standard) temperature option, the device operates over the temperature range  $0^{\circ}$ C to +70°C.

### **PROLIFERATION OPTIONS**

### Table 1. Proliferation Options

8XC251SB (1)	8XC251SB-16 (1)	
(0 – 12 MHz; 5 V ±10%)	(0 – 16 MHz; 5 V ±10%)	
80C251SB (2)	80C251SB-16 (3)	
83C251SB	83C251SB-16	
87C251SB	87C251SB-16	

#### NOTES:

- 1. The 8XC251SB and 8XC251SB-16 are binary-code compatible with MCS 51 microcontrollers.
- 2. Configurations available for 80C251SB:
  - a. Nonpage mode and no wait states (Table 13)
  - b. User-defined configurations
- 3. Configurations available for 80C251SB-16:
  - a. Nonpage mode and one wait state (Table 13)
  - b. User-defined configurations

### NOTE:

Data for the 8XC251SB also applies to the 8XC251SB-16 unless otherwise noted.


### **PROCESS INFORMATION**

This device is manufactured on a complimentary high performance metal-oxide semiconductor (CHMOS) process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook* (order number 210997).

All thermal impedance data is approximate for static air conditions at 1 watt of power dissipation. Values change dependent upon operating conditions and application requirements. The Intel *Packaging Handbook* (order number 240800) describes Intel's thermal impedance test methodology.

### Table 2. Thermal Characteristics

Package Type	$\theta_{JA}$	θJC
44-pin PLCC	46°C/W	16°C/W



### Figure 2. The 8XC251SB Family Nomenclature

Table 3.	Description of Product Nomenclature
----------	-------------------------------------

Parameter	Options	Description
Temperature and Burn-in Options	no mark	Commercial operating temperature range (0°C to 70°C) with Intel standard burn-in.
Packaging Options	N	Plastic Leaded Chip Carrier (PLCC)
Program Memory Options	0	Without ROM
	3	With ROM
	7	With OTPROM
Process Information	С	CHMOS
Product Family	251SB	Advanced 8-bit control architecture
Device Speed	no mark	12 MHz
	-16	16 MHz

### Table 4. 8XC251SB Memory Map

Address (Note 1, 2)	Description	Notes
FF:FFFH FF:4000H	External Memory	3
FF:3FFFH	87C251SB/83C251SB: 16-Kbyte Internal OTPROM/ROM or External Memory, as determined by EA# pin (Table 7)	3, 4, 5
FF:0000H	80C251SB: External Memory	
FE:FFFFH FE:0000H	External Memory	3
FD FFFFH 02:0000H	Reserved	6
01:FFFFH 01:0000H	External Memory	3
00:FFFFH	87C251SB/83C251SB: External Memory or redirected to OTPROM/ROM	<b>F 7</b>
00:E000H	80C251SB: External Memory	5, 7
00:DFFFH 00:0420H	External Memory	7
00:041FH 00:0080H	On-chip RAM	7
00:007FH 00:0020H	On-chip RAM	8
00:001FH 00:0000H	Storage for R0–R7 of Register File	9

### NOTES:

- 1. Only 16/17 address lines are bonded out (A15:0 or A16:0 as selected during chip configuration).
- 2. The special function registers (SFRs) and the register file have separate address spaces.
- 3. Data is accessible by indirect addressing only.
- 4. The 8XC251SB resets to location FF:0000H.
- 5. The 87C251SB/83C251SB can be configured so that locations FF:2000H–FF:3FFFH in internal OTPROM/ROM are also mapped to locations 00:E000H–00:FFFFH. In this case, if EA# = 1, a data read to 00:E000H–00:FFFFH is redirected to internal OTPROM/ROM (see bit 1 in CONFIG0).
- 6. This reserved area of memory is unavailable for use. Reading a location in this area returns an unspecified value. A write to this area does execute, but nothing is actually written.
- 7. Data is accessible by direct and indirect addressing.
- 8. Data is accessible by direct, indirect, and bit addressing.
- 9. Data is accessible by direct, indirect, and register addressing.




Figure 3. 8XC251SB 44 Lead PLCC Package

\_\_\_\_

Pin	Name	Ρ
1	V <sub>ss1</sub>	2
2	T2/P1.0	2
3	T2EX/P1.1	2
4	ECI/P1.2	2
5	CEX0/P1.3	2
6	CEX1/P1.4	2
7	CEX2/P1.5	2
8	CEX3/P1.6	3
9	CEX4/P1.7	3
10	RST	3
11	RXD/P3.0	3
12	V <sub>cc2</sub>	3
13	TXD/P3.1	3
14	INT0#/P3.2	3
15	INT1#/P3.3	3
16	T0/P3.4	3
17	T1/P3.5	3
18	WR#/P3.6	4
19	RD#/P3.7	4
20	XTAL2	4
21	XTAL1	4
22	V <sub>SS</sub>	4

### Table 5. 44-pin PLCC Pin Assignment

Pin	Name
23	V <sub>ss2</sub>
24	A8/P2.0
25	A9/P2.1
26	A10/P2.2
27	A11/P2.3
28	A12/P2.4
29	A13/P2.5
30	A14/P2.6
31	A15/P2.7
32	PSEN#
33	ALE/PROG#
34	V <sub>ss2</sub>
35	EA#/V <sub>PP</sub>
36	AD7/P0.7
37	AD6/P0.6
38	AD5/P0.5
39	AD4/P0.4
40	AD3/P0.3
41	AD2/P0.2
42	AD1/P0.1
43	AD0/P0.0
44	V <sub>cc</sub>



Address & Date		
Address & Data		
Name	Pin	
AD0/P0.0	43	
AD1/P0.1	42	
AD2/P0.2	41	
AD3/P0.3	40	
AD4/P0.4	39	
AD5/P0.5	38	
AD6/P0.6	37	
AD7/P0.7	36	
A8/P2.0	24	
A9/P2.1	25	
A10/P2.2	26	
A11/P2.3	27	
A12/P2.4	28	
A13/P2.5	29	
A14/P2.6	30	
A15/P2.7	31	

### Table 6. 44-pin PLCC Pin Assignment Arranged by Functional Categories

Name	Pin	
Power & Ground		
T1/P3.5	17	
T0/P3.4	16	
TXD/P3.1	13	
RXD/P3.0	11	
CEX4/P1.7	9	
CEX3/P1.6	8	
CEX2/P1.5	7	
CEX1/P1.4	6	
CEX0/P1.3	5	
ECI/P1.2	4	
T2EX/P1.1	3	
T2/P1.0	2	

Input/Output

Pin

Name

----

Processor Control		
Name Pin		
INT0#/P3.2	14	
INT1#/P3.3	15	
EA#/V <sub>PP</sub>	35	
RST	10	
XTAL1	21	
XTAL2	20	

Power & Ground		
Name	Pin	
V <sub>cc</sub>	44	
V <sub>cc2</sub>	12	
V <sub>SS</sub>	22	
V <sub>ss1</sub>	1	
V <sub>ss2</sub>	23, 34	

Bus Control & Status		
Name	Pin	
WR#/P3.6	18	
RD#/P3.7	19	
ALE/PROG#	33	
PSEN#	32	



### **PIN DESCRIPTIONS**

Signal Name	Туре	Description	Multiplexed With
A16	0	Address Line 16. See RD#.	N.A.
A15:8†	0	Address Lines. Upper address lines for the external bus.	P2.7:0
AD7:0†	I/O	Address/Data Lines. Multiplexed lower address lines and data lines for external memory.	P0.7:0
ALE	0	Address Latch Enable. ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A15:8 and AD7:0. An external latch can use ALE to demultiplex the address from the address/data bus.	PROG#
CEX4:0	I/O	<b>Programmable Counter Array (PCA) Input/Output Pins</b> . These are input signals for the PCA capture mode and output signals for the PCA compare mode and PCA PWM mode.	P1.7:3
EA#	I	<b>External Access.</b> Directs program memory accesses to on-chip or off- chip code memory. For EA# = 0, all program memory accesses are off- chip. For EA# = 1, an access is to on-chip OTPROM/ROM if the address is within the range of the on-chip OTPROM/ROM; otherwise the access is off-chip. The value of EA# is latched at reset. For devices without ROM on-chip, EA# must be strapped to ground.	V <sub>pp</sub>
ECI	Ι	<b>PCA External Clock Input</b> . External clock input to the 16-bit PCA timer.	P1.2
INT1:0#	I	<b>External Interrupts 0 and 1</b> . These inputs set bits IE1:0 in the TCON register. If bits IT1:0 in the TCON register are set, bits IE1:0 are set by a falling edge on INT1#/INT0#. If bits INT1:0 are clear, bits IE1:0 are set by a low level on INT1:0#.	P3.3:2
P0.7:0	I/O	Port 0. This is an 8-bit, open-drain, bidirectional I/O port.	AD7:0
P1.0 P1.1 P1.2 P1.7:3	I/O	Port 1. This is an 8-bit, bidirectional I/O port with internal pullups.	T2 T2EX ECI CEX4:0
P2.7:0	I/O	Port 2. This is an 8-bit, bidirectional I/O port with internal pullups.	A15:8
P3.0 P3.1 P3.3:2 P3.5:4 P3.6 P3.7	I/O	<b>Port 3</b> . This is an 8-bit, bidirectional I/O port with internal pullups.	RXD TXD INT1:0# T1:0 WR# RD#
PROG#	I	<b>Programming Pulse</b> . The programming pulse is applied to this pin for programming the on-chip OTPROM.	ALE

### Table 7. Pin Descriptions

NOTE: †The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-lead PLCC MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

Signal Name	Туре	Description	Multiplexed With
PSEN#	0	Program Store Enable. Read signal output. This output is asserted for a memory address range that depends on bits RD0 and RD1 in configuration byte CONFIG1 (see also RD#):     RD1 RD0 Address Range for Assertion     0   0   Reserved     0   1   All addresses     1   0   All addresses     1   1   All addresses ≥ 80:0000H	_
RD#	0	Read or 17th Address Bit (A16). Read signal output to external data memory or 17th external address bit (A16), depending on the values of bits RD0 and RD1 in configuration byte CONFIG1. (See also PSEN#):     RD1   RD0   Function     0   0   Reserved     0   1   The pin functions as A16 only.     1   0   The pin functions as P3.7 only.     1   1   RD#: asserted for reads at all addresses ≤ 7F:FFFFH	P3.7
RST	1	<b>Reset</b> . Reset input to the chip. Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The port pins are driven to their reset conditions when a voltage greater than $V_{IH1}$ is applied, whether or not the oscillator is running. This pin has an internal pulldown resistor, which allows the device to be reset by connecting a capacitor between this pin and $V_{CC}$ . Asserting RST when the chip is in idle mode or powerdown mode returns the chip to normal operation.	_
RXD	I/O	<b>Receive Serial Data</b> . RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2, and 3.	P3.0
T1:0	Ι	<b>Timer 1:0 External Clock Inputs</b> . When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.	P3.5:4
T2	I/O	<b>Timer 2 Clock Input/Output.</b> For the timer 2 capture mode, this signal is the external clock input. For the clock-out mode, it is the timer 2 clock output.	P1.0
T2EX	Ι	<b>Timer 2 External Input</b> . In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 registers to be reloaded. In the up-down counter mode, this signal determines the count direction: $1 = up$ , $0 = down$ .	P1.1
TXD	0	<b>Transmit Serial Data</b> . TXD outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2, and 3.	P3.1
V <sub>CC</sub>	PWR	<b>Supply Voltage</b> . Connect this pin to the +5V supply voltage.	—

Table 7.	Pin	Descriptions	(Continued)
----------	-----	--------------	-------------

NOTE: †The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-lead PLCC MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

Signal Name	Туре	Description	Multiplexed With
V <sub>cc2</sub>	PWR	<b>Secondary Supply Voltage 2.</b> This supply voltage connection is provided to reduce power supply noise. Connection of this pin to the +5V supply voltage is recommended. However, when using the 8XC251SB as a pin-for-pin replacement for the 8XC51FX, V <sub>SS2</sub> can be unconnected without loss of compatibility.	—
V <sub>PP</sub>	Ι	<b>Programming Supply Voltage</b> . The programming supply voltage is applied to this pin for programming the on-chip OTPROM.	EA#
V <sub>SS</sub>	GND	Circuit Ground. Connect this pin to ground.	_
V <sub>SS1</sub>	GND	Secondary Ground. This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SB as a pin-for-pin replacement for the 8XC51BH, $V_{\rm SS1}$ can be unconnected without loss of compatibility.	_
V <sub>SS2</sub>	GND	<b>Secondary Ground 2</b> . This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SB as a pin-for-pin replacement for the 8XC51FX, $V_{\rm SS2}$ can be unconnected without loss of compatibility.	—
WR#	0	<b>Write</b> . Write signal output to external memory. For configuration bits RD1 = RD0 = 1, WR# is strobed only for writes to locations 00:0000H–01:FFFFH. For other values of RD1:0, WR# is strobed for writes to all memory locations.	P3.6
XTAL1	l	Input to the On-chip, Inverting, Oscillator Amplifier. To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. XTAL1 is the clock source for internal timing.	—
XTAL2	0	<b>Output of the On-chip, Inverting, Oscillator Amplifier</b> . To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, leave XTAL2 unconnected.	—

NOTE: †The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-lead PLCC MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

## **ELECTRICAL CHARACTERISTICS**

#### ABSOLUTE MAXIMUM RATINGS†

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
Voltage on EA#/V <sub>PP</sub> Pin to V <sub>ss</sub>	0 V to +13.0 V
Voltage on any other Pin to V <sub>SS</sub>	0.5 V to +6.5 V
I <sub>OL</sub> Per I/O Pin	15 mA
Power Dissipation	1.5 W

### NOTE:

Maximum power dissipation is based on package heat-transfer limitations, not device power consumption.

#### **OPERATING CONDITIONS†**

T <sub>A</sub> (Ambient Temperature Under Bias):	
Commercial	0°C to +70°C
V <sub>CC</sub> (Digital Supply Voltage)	4.5 V to 5.5 V
V <sub>SS</sub>	0 V

**NOTICE**: This datasheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

#WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### **DC Characteristics**

Parameter values apply to all devices unless otherwise indicated.

					<u></u>	
Symbol	Parameter	Min	Typical	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage (except EA#)	-0.5		0.2V <sub>CC</sub> - 0.1	V	
$V_{IL1}$	Input Low Voltage (EA#)	0		$0.2V_{CC} - 0.3$	V	
V <sub>IH</sub>	Input High Voltage (except XTAL1, RST)	0.2V <sub>CC</sub> + 0.9		V <sub>cc</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	0.7V <sub>CC</sub>		V <sub>cc</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage (Port 1, 2, 3)			0.3 0.45 1.0	V	$I_{OL} = 100 \ \mu A$ $I_{OL} = 1.6 \ m A$ $I_{OL} = 3.5 \ m A$ (Note 1, Note 2)
V <sub>ol1</sub>	Output Low Voltage (Port 0, ALE, PSEN#)			0.3 0.45 1.0	V	$I_{OL} = 200 \ \mu A$ $I_{OL} = 3.2 \ m A$ $I_{OL} = 7.0 \ m A$ (Note 1, Note 2)
V <sub>OH</sub>	Output High Voltage (Port 1, 2, 3, ALE, PSEN#)	$V_{cc} - 0.3$ $V_{cc} - 0.7$ $V_{cc} - 1.5$			V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ (Note 3)

Table 8.	DC Characteristics	at $V_{cc} = 4.5 - 5.5 V$
----------	--------------------	---------------------------

### NOTES:

1. Under steady-state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 10 mA

26 mA
15 mA
71 mA

If  $I_{OL}$  exceeds the test conditions,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
- 3. Capacitive loading on ports 0 and 2 causes the  $V_{OH}$  on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- 4. Typical values are obtained using  $V_{CC} = 5.0$ ,  $T_A = 25^{\circ}$  C and are not guaranteed.

Symbol	Parameter	Min	Typical	Max	Units	Test Conditions
V <sub>OH1</sub>	Output High Voltage (Port 0 in External Address)	$V_{cc} - 0.3$ $V_{cc} - 0.7$ $V_{cc} - 1.5$			V	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA
V <sub>OH2</sub>	Output High Voltage (Port 2 in External Address during Page Mode)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA
I	Logical 0 Input Current (Port 1, 2, 3)			-50	μA	VIN = 0.45 V
I <sub>LI</sub>	Input Leakage Current (Port 0)			+/-10	μA	0.45 < VIN < V <sub>CC</sub>
I <sub>TL</sub>	Logical 1–to–0 Transition Current (Port 1, 2, 3)			-650	μA	VIN = 2.0 V
R <sub>rst</sub>	RST Pulldown Resistor	40		225	kΩ	
C <sub>IO</sub>	Pin Capacitance		10 (Note 4)		pF	F <sub>osc</sub> = 16 MHz T <sub>A</sub> = 25 °C
I <sub>PD</sub>	Powerdown Current		10 (Note 4)	75	μA	
I <sub>DL</sub>	Idle Mode Current		10 (Note 4)	20	mA	F <sub>OSC</sub> = 16 MHz
I <sub>cc</sub>	Operating Current		45 (Note 4)	80	mA	F <sub>OSC</sub> = 16 MHz

Table 8. DC Characteristics at  $V_{cc} = 4.5 - 5.5 V$  (Continued)

#### NOTES:

1. Under steady-state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 10 mA

Maximum I<sub>OL</sub> per 8-bit port:

port 0 26 mA ports 1–3 15 mA Maximum Total I<sub>OL</sub> for All

Output Pins 71 mA

If  $I_{OL}$  exceeds the test conditions,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
- 3. Capacitive loading on ports 0 and 2 causes the  $V_{OH}$  on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- 4. Typical values are obtained using  $V_{CC} = 5.0$ ,  $T_A = 25^{\circ}$  C and are not guaranteed.






Figure 4.  $I_{PD}$  Test Condition, Powerdown Mode,  $V_{cc} = 2.0 - 5.5V$ .



### **AC Characteristics**

Table 9 lists AC timing parameters for the 8XC251SB and 8XC251SB-16 with no wait states. External wait states can be added by extending PSEN#/RD#/WR# and/or by extending ALE. In the table, Notes 3 and 5 mark parameters affected by an ALE wait state, and Notes 4 and 5 mark parameters affected by a PSEN#/RD#/WR# wait state.

Figures 5-10 show the bus cycles with the timing parameters.

Symbol	Parameter	@ Max F <sub>osc</sub> (1)		F <sub>osc</sub> Variable		Units
Symbol		Min	Max	Min	Мах	Units
F <sub>osc</sub>	XTAL1 Frequency 8XC251SB 8XC251SB-16	N/A	N/A	0 0	12 16	MHz
T <sub>osc</sub>	1/F <sub>OSC</sub> 8XC251SB 8XC251SB-16	N/A	N/A	83.3 62.5		ns
T <sub>lhll</sub>	ALE Pulse Width 8XC251SB 8XC251SB-16	73.3 52.5		T <sub>OSC</sub> – 10		ns (3)
T <sub>AVLL</sub>	Address Valid to ALE Low 8XC251SB 8XC251SB-16	63.3 42.5		T <sub>OSC</sub> – 20		ns (3)
T <sub>llax</sub>	Address Hold after ALE Low 8XC251SB 8XC251SB-16	63.3 42.5		T <sub>OSC</sub> – 20		ns
T <sub>RLRH</sub> (2)	RD# or PSEN# Pulse Width 8XC251SB 8XC251SB-16	65.3 44.5		T <sub>OSC</sub> – 18		ns (4)
T <sub>WLWH</sub>	WR# Pulse Width 8XC251SB 8XC251SB-16	65.3 44.5		T <sub>OSC</sub> – 18		ns (4)
T <sub>LLRL</sub> (2)	ALE Low to RD# or PSEN# Low 8XC251SB 8XC251SB-16	73.3 52.5		T <sub>osc</sub> – 10		ns
T <sub>LHAX</sub>	ALE High to Address Hold 8XC251SB 8XC251SB-16	146.6 105		2T <sub>OSC</sub> – 20		ns (3)
T <sub>RLDV</sub> (2)	RD# or PSEN# Low to Valid Data/Instruct. In 8XC251SB 8XC251SB-16		33.3 12.5		T <sub>osc</sub> – 50	ns (4)

### Table 9. AC Characteristics (Capacitive Loading = 50 pF)

NOTES:

1. 12 MHz for 8XC251SB and 16 MHz for 8XC251SB-16.

2. Specifications for PSEN# are identical to those for RD#.

3.

If a wait state is added by extending ALE, add  $2T_{osc}$ . If a wait state is added by extending RD#/PSEN#/WR#, add  $2T_{osc}$ . 4.

If wait states are added as described in both Note 4 and Note 3, add a total of 4T<sub>osc</sub>. 5.

6. "Typical" specifications are untested and not guaranteed.

Cumula al	Parameter		F <sub>osc</sub> (1)	F <sub>osc</sub> V	ariable	Unite
Symbol	Parameter	Min	Мах	Min	Max	Units
T <sub>RHDX</sub> (2)	Data/Instruct. Hold After RD# or PSEN# High	0		0		ns
T <sub>RLAZ</sub> (2)	RD#/PSEN# Low to Address Float	Typ.=0 (6)	2	Typ. = 0 (6)	2	ns
T <sub>RHDZ</sub> (2)	Data/Instruct. Float After RD# or PSEN# High 8XC251SB 8XC251SB-16		63.3 42.5		T <sub>OSC</sub> – 20	ns
T <sub>RHLH1</sub>	RD#/PSEN# High to ALE High (Instruction) 8XC251SB 8XC251SB-16	68.3 47.5		T <sub>OSC</sub> – 15		ns
T <sub>RHLH2</sub>	RD#/PSEN# High to ALE High (Data) 8XC251SB 8XC251SB-16	234.9 172.5		3T <sub>osc</sub> – 15		ns
T <sub>WHLH</sub>	WR# High to ALE High 8XC251SB 8XC251SB-16	234.9 172.5		3T <sub>osc</sub> – 15		ns
T <sub>AVDV1</sub>	Address (P0) Valid to Valid Data/Instruction In 8XC251SB (3) 8XC251SB-16 (3)		189.9 127.5		3T <sub>OSC</sub> – 60	ns (3,4,5)
T <sub>AVDV2</sub>	Address (P2) Valid to Valid Data/Instruction In 8XC251SB (3) 8XC251SB-16 (3)		273.2 190		4T <sub>OSC</sub> - 60	ns (3,4,5)
T <sub>AVDV3</sub>	Address (P0) Valid to Valid Instruction In 8XC251SB 8XC251SB-16		106.6 65		2T <sub>OSC</sub> - 60	ns
T <sub>AVRL</sub> (2)	Address Valid to RD#/PSEN# Low 8XC251SB 8XC251SB-16	142.6 101		2T <sub>OSC</sub> - 24		ns (3)
T <sub>AVWL1</sub>	Address (P0) Valid to WR# Low 8XC251SB 8XC251SB-16	142.6 101		2T <sub>OSC</sub> – 24		ns (3)
T <sub>AVWL2</sub>	Address (P2) Valid to WR# Low 8XC251SB 8XC251SB-16	219.9 157.5		3T <sub>osc</sub> – 30		ns (3)

NOTES:

1. 12 MHz for 8XC251SB and 16 MHz for 8XC251SB-16.

2. Specifications for PSEN# are identical to those for RD#.

If a wait state is added by extending ALE, add 2T<sub>osc</sub>.
If a wait state is added by extending RD#/PSEN#/WR#, add 2T<sub>osc</sub>.

5. If wait states are added as described in both Note 4 and Note 3, add a total of 4T<sub>osc</sub>.

6. "Typical" specifications are untested and not guaranteed.

Symbol	Parameter	@ Max F <sub>osc</sub> (1)		F <sub>osc</sub> Variable		Units
Symbol		Min	Max	Min	Мах	Units
T <sub>WHQX</sub>	Data Hold after WR# High 8XC251SB 8XC251SB-16	63.3 42.5		T <sub>osc</sub> – 20		ns
T <sub>QVWH</sub>	Data Valid to WR# High 8XC251SB 8XC251SB-16	58.3 37.5		T <sub>OSC</sub> – 25		ns (4)
T <sub>WHAX</sub>	WR# High to Address Hold 8XC251SB 8XC251SB-16	146.6 105		2T <sub>OSC</sub> – 20		ns

### Table 9. AC Characteristics (Capacitive Loading = 50 pF) (Continued)

NOTES:

1. 12 MHz for 8XC251SB and 16 MHz for 8XC251SB-16.

2. Specifications for PSEN# are identical to those for RD#.

3.

If a wait state is added by extending ALE, add  $2T_{OSC}$ . If a wait state is added by extending RD#/PSEN#/WR#, add  $2T_{OSC}$ . 4.

If wait states are added as described in both Note 4 and Note 3, add a total of 4T<sub>OSC</sub>. 5.

"Typical" specifications are untested and not guaranteed. 6.



### SYSTEM BUS TIMINGS




Figure 5. External Read Data Bus Cycle in Nonpage Mode






Figure 6. External Instruction Bus Cycle in Nonpage Mode




Figure 7. External Write Data Bus Cycle in Nonpage Mode




Figure 8. External Read Data Bus Cycle in Page Mode




Figure 9. External Write Data Bus Cycle in Page Mode




Figure 10. External Instruction Bus Cycle in Page Mode

int

### AC Characteristics — Serial Port, Shift Register Mode

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Cycle Time	12T <sub>osc</sub>		ns
T <sub>QVSH</sub>	Output Data Setup to Clock Rising Edge	10T <sub>osc</sub> – 133		ns
T <sub>XHQX</sub>	Output Data hold after Clock Rising Edge	2T <sub>osc</sub> – 117		ns
T <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0		ns
T <sub>XHDV</sub>	Clock Rising Edge to Input Data Valid		10T <sub>OSC</sub> – 133	ns




Figure 11. Serial Port Waveform — Shift Register Mode



### **External Clock Drive**

Table 11.	External	<b>Clock Drive</b>

Symbol	Parameter	Min	Max	Units
1/T <sub>CLCL</sub>	Oscillator Frequency (F <sub>OSC</sub> )		16	MHz
T <sub>CHCX</sub>	High Time	20		ns
T <sub>CLCX</sub>	Low Time	20		ns
T <sub>CLCH</sub>	Rise Time		10	ns
T <sub>CHCL</sub>	Fall Time		10	ns




Figure 12. External Clock Drive Waveforms




Figure 13. AC Testing Input, Output Waveforms




Figure 14. Float Waveforms

### PROGRAMMING AND VERIFYING NONVOLATILE MEMORY

The 8XC251SB has several areas of nonvolatile memory that can be programmed and/or verified: on-chip code memory (16 Kbytes), configuration bytes (2 bytes), lock bits (3 bits), encryption array (128 bytes), and signature bytes (3 bytes). The 8XC251SB User's Manual (Order Number: 272617) provides procedures for programming and verifying the nonvolatile memory.

Figure 15 shows the setup for programming and/or verifying the nonvolatile memory. Table 12 lists the programming and verification operations and indicates which operations apply to the three versions of the 8XC251SB. It also specifies the signals on the programming input (PROG#) and the ports. The OTPROM/ROM mode (port 0) specifies the operation (program or verify) and the base address of the memory area. The addresses (ports 1 and 3) are relative to the base address. (The on-chip memory is at locations FF:0000H–FF:3FFFH of the memory address space. The other areas of the OTPROM/ROM are outside the memory address space and are accessible only during programming and verification.)

Configuration bytes CONFIG0 and CONFIG1 (Figures 16 and 17) define the configuration bits. Table 13 lists values of configuration bits for the 80C251SB.

Figure shows the waveforms for the programming and verification cycles, and Table 13 lists the timing specifications. The signature bytes of the 83C251SB and 87C251SB are factory programmed. Table 14 lists the addresses and the contents of the signature bytes.

### NOTE

The  $V_{PP}$  source in Figure 15 must be well regulated and free of glitches. The voltage on the  $V_{PP}$  pin must not exceed the specified maximum, even under transient conditions.




Figure 15. Setup for Programming and Verifying Nonvolatile Memory

Mode	8XC251SB		PROG#	P0	P2	Addresses	Notes	
Mode	X = 7	X = 3	X = 0	FROG#	FU	ΓZ	P1 (high), P3 (low)	NOLES
Program on-chip code memory	Y			5 Pulses	68H	Data	0000H–3FFFH	1
Verify on-chip code memory	Y	Y		High	28H	Data	0000H–3FFFH	
Program configuration bytes	Y			5 Pulses	69H	Data	0080H–0083H	1, 2
Verify configuration bytes	Y	Y	Y	High	29H	Data	0080H-0083H	
Program lock bits	Y			25 Pulses	6BH	XX	0001H-0003H	1, 3
Verify lock bits	Y	Y		High	2BH	Data	0000H	4
Program encryption array	Y			25 Pulses	6CH	Data	0000H-007FH	1
Verify signature bytes	Y	Y		High	29H	Data	0030H, 0031H, 0060H	

Table 12.	Programming	and	Verification Modes
-----------	-------------	-----	--------------------

### NOTES:

1. The PROG# pulse waveform is shown in Figure .

2. The 8XC251SB uses only 2 bytes: 0080H and 0081H.

3. When programming the lock bits, the data bits on port 2 are don't care. Identify the lock bits with the address as follows: LB3 - 0003H, LB2 - 0002H, LB1 - 0001H

4. The three lock bits are verified in a single operation. The states of the lock bits appear simultaneously at port 2 as follows: LB3 - P2.3, LB2 - P2.2. LB1 - P2.1. High = programmed.

CONFIG0 7 0 WSA XALE RD1 RD0 PAGE SRC Bit Bit Function Number Mnemonic 7:6 Reserved; set these bits when writing to CONFIG0. 5 WSA Wait State A: Clear this bit to generate one external wait state for memory regions 00:, FE:, and FF:. Set this bit for no wait states for these regions. 4 XAI F Extend Ale: If this bit is set, the time of the ALE pulse is  $T_{\rm OSC}.$  Clearing this bit extends the time of the ALE pulse from  $T_{\rm OSC}$  to  $3T_{\rm OSC},$  which adds one external wait state. **RD# and PSEN# Function Select:** 3:2 **RD1. RD0** RD1 RD0 RD# Range PSEN# Range Features Reserved Reserved Reserved 0 0 0 1 RD# = A16 All addresses 128-Kbyte External Address Space 1 0 P3.7 only All addresses One additional port pin ≤ 7F:FFFFH ≥ 80:0000H Compatible with MCS 51 1 1 microcontrollers 1 PAGE Page Mode Select: Clear this bit for page-mode (A15:8/D7:0 on P2, and A7:0 on P0). Set this bit for nonpage-mode (A15:8 on P2, and A7:0/D7:0 on P0 (compatible with 44-lead PLCC MCS 51 microcontrollers)). SRC 0 Source Mode/Binary Mode Select: Set this bit for source mode. Clear this bit for binary mode (binary-code compatible with MCS 51 microcontrollers).

Figure 16. Configuration Byte 0



CONFIG1						
7		0				
_	—	- INTR WSB - EMAP				
Bit Number	Bit Mnemonic	Function				
7:5	_	Reserved; set these bits when writing to CONFIG1.				
4	INTR	Interrupt Mode:				
		If this bit is set, interrupts push 4 bytes onto the stack (the 3 bytes of the PC register and the PSW1 register). If this byte is clear, interrupts push 2 bytes onto the stack (the 2 lower bytes of the PC register).				
3	WSB	Wait State B:				
		Clear this bit to generate one external wait state for memory region 01:. Set this bit for no wait states for region 01:.				
2:1		Reserved; set these bits when writing to CONFIG1.				
0	EMAP	EPROM MAP:				
		Clearing this bit maps the upper 8 Kbytes of on-chip code memory (FF:2000H–FF:3FFFH) to 00:E000H–00:FFFFH. If this bit is set, the upper 8 Kbytes of on-chip code memory are mapped only to FF:2000H– FF:3FFFH.				

Figure 17. Configuration Byte 1




Figure 18. Timing for Programming and Verification of Nonvolatile Memory



Symbol	Definition	Min	Max	Units
V <sub>PP</sub>	Programming Supply Voltage	12.5	13.0	V
I <sub>PP</sub>	Programming Supply Current		75	mA
Fosc	Oscillator Frequency	4.0	6.0	MHz
T <sub>AVGL</sub>	Address Setup to PROG# Low	48T <sub>osc</sub>		
T <sub>GHAX</sub>	Address Hold after PROG#	48T <sub>osc</sub>		
T <sub>DVGL</sub>	Data Setup to PROG# Low	48T <sub>osc</sub>		
T <sub>GHDX</sub>	Data Hold after PROG#	48T <sub>osc</sub>		
T <sub>EHSH</sub>	ENABLE High to V <sub>PP</sub>	48T <sub>osc</sub>		
T <sub>SHGL</sub>	V <sub>PP</sub> Setup to PROG# Low	10		μs
T <sub>GHSL</sub>	V <sub>PP</sub> Hold after PROG#	10		μs
T <sub>GLGH</sub>	PROG# Width	90	110	μs
T <sub>AVQV</sub>	Address to Data Valid		48T <sub>osc</sub>	
T <sub>ELQV</sub>	ENABLE Low to Data Valid		48T <sub>osc</sub>	
T <sub>EHQZ</sub>	Data Float after ENABLE	0	48T <sub>osc</sub>	
T <sub>GHGL</sub>	PROG# High to PROG# Low	10		μs

Table 13. Nonvolatile Memory Programming and Verification Characteristics at  $T_A$  = 21 – 27 °C,  $V_{CC}$  = 5 V, and  $V_{SS}$  = 0 V

NOTE: Notation for timing parameters:

A = Address	D = Data	E = Enable	G = PROG#	H = High	L = Low
Q = Data out	$S = Supply (V_{PP})$	V = Valid	X = No Longer Valid	Z = Floating	

Table 14.	Contents	of the	Signature	Bytes
-----------	----------	--------	-----------	-------

Device	Address			
Device	30H	31H	60H	
83C251SB	89H	40H	7BH	
87C251SB	89H	40H	FBH	



### DATASHEET REVISION HISTORY

The following differences exist between the -001 revision and this -002 revision of the 8XC251SB datasheet:

- 1. All EXPRESS temperature information is removed.
- 2. The term "EC1" (PCA External Clock Input) in Table 7 is correctly stated as "ECI".
- 3. The description of bits RD0 and RD1 in configuration byte CONFIG1 (Table 7) correctly identifies states for 00 and 11 and matches other datasheet and user manual information.
- 4. The WR# (Write) bus control signal description is added to Table 7.
- 5. The V<sub>OH2</sub> description is included in Table 8.
- 6. The RST (reset) resistor is correctly stated as a "pulldown" in Table 8.
- 7. The I<sub>PD</sub>, I<sub>DL</sub>, I<sub>CC</sub>, T<sub>RLDV</sub>, T<sub>AVDV1</sub>, T<sub>AVDV2</sub>, T<sub>AVDV3</sub> Maximum specifications are revised.
- 8. An I<sub>PD</sub> test condition replaces the I<sub>CC</sub> test condition in Figure 4 and its caption.
- 9.  $T_{RLRH}$ ,  $T_{WLWH}$ ,  $T_{LHAX}$ ,  $T_{AVRL}$ ,  $T_{QVWH}$  Minumum specifications are revised.
- 10. T<sub>LHRL</sub>, T<sub>RHLH</sub> are deleted.
- 11. T<sub>LLRL</sub>, T<sub>RHLH1</sub>, T<sub>RHLH2</sub> are new.
- 12. T<sub>RLAZ</sub> is revised.
- 13. T<sub>AVWL1</sub> is revised.
- 14. All timing diagrams relative to the foregoing changes are redrawn.
- 15. The Serial Port Waveform Shift Register Mode figure is redrawn to indicate Set TI and Set RI.
- 16. Table 13, "Configuration Bit Values for 80C251SB and 80C251SB-16," is deleted.
- 17. The 12 MHz test condition for  $C_{IO}$  is now 16 MHz.



### FUNCTIONAL DEVIATIONS

This section describes the functional deviations associated with the 8XC251SB -002 datasheet.

1. Certain instructions (listed below) result in register values incorrectly affecting the Negative Flag (N) of PSW1. These register values should set or clear the Negative Flag based on the value of result bit 15. The 8XC251SB ALU currently sets and clears the Negative Flag based on result bit seven when using these specific instructions. Follow affected instructions with an ANL WRj,WRj operation. This forces the ALU Negative Flag to operate on the value of result bit 15. The net impact is the additional ANL instruction time to gain correct Negative Flag results. The following Instructions are affected by this deviation:

SRL WRj SRA WRj SLL WRj INC WRj,#short DEC WRj,#short

2. WSb in the CONFIG1 configuration register controls the number of wait states for MOVX instructions in memory locations 01:0000H through 01:FFFFH. This includes both MOVX @DPTR as well as the MOVX @Ri instruction. The device currently uses WSa in the CONFIG0 configuration register for the MOVX @Ri instruction. If possible, configure both WSa and WSb to the same value. This results in identical wait-state operation for both MOVX @DPTR and MOVX @Ri. If the two CONFIGx bits must be configured differently, restrict the use of MOVX commands to the MOVX @DPTR format.

3. Use of EJMP instructions for extended jumps between 64-Kbyte regions do not result in the correct destination. Do not use the EJMP instruction.

4. Jump instructions with an address range of +127/-128 do not jump across the FF:XXXXH to FE:XXXXH 64-Kbyte region boundary. Issuing a jump instruction within range of this boundary results in a destination within the same FF:XXXXH region. Do not use jump instructions to cross this memory boundary. All +127/-128 jump instructions issued across other 64-Kbyte region boundaries operate as described. The affected instructions for the FF:XXXXH to FE:XXXXH region jump deviation are SJMP, CJNE, DJNZ, JB, JBC, JC, JE, JG, JLE, JNB, JNC, JNE, JNZ, JSG, JSGE, JSL, JSLE, and JZ.