Qualification in Accordance With AEC-Q100†

- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Low-Voltage Differential 50- Ω Line Drivers and Receivers
- Signaling Rates up to 500 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3 V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load
- Valid Output With as Little as 50-mV Input Voltage Difference
- Propagation Delay Times


Driver: 1.7 ns TypReceiver: 3.7 ns Typ

Power Dissipation at 200 MHz

Driver: 50 mW TypicalReceiver: 60 mW Typical

- LVTTL Input Levels Are 5 V Tolerant
- Driver Is High Impedance When Disabled or With V_{CC} < 1.5 V
- Receiver Has Open-Circuit Fail Safe

SN65LVDM050QDQ1 (Marked as LVDM050Q) (TOP VIEW) 14 1B 16 V_{CC} 1D 13 12 1A 1D 2 15 DE 10 2Y 1R 3 14**∏** 1Y 11 2D RE 13**∏** 1Z 2Z 4 2R DE T 5 12 1A 2A 11 2Z 6 1 1B 2B 10 2Y RE **GND** 1 2D 9 6 2A 7 2R 2B



description

The SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 500 Mbps (per TIA/EIA-644 definition). These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a $50-\Omega$ load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling techniques is point-to-point and multipoint, baseband data transmission over a controlled impedance media of approximately $100\,\Omega$ of characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†] Contact factory for details. Q100 qualification data available on request.

description (continued)

The SN65LVDM050Q and SN65LVDM051Q are characterized for operation from –40°C to 125°C. Additionally, Q1 suffixed parts are qualified in accordance with AEC-Q100 stress test qualification for integrated circuits.

AVAILABLE OPTIONS

	PACKAGE
TA	SMALL OUTLINE (D)
-40°C to 125°C	SN65LVDM050QDQ1
-40 C to 125 C	SN65LVDM051QDQ1

NOTE:

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

Function Tables

SN65LVDM050 and SN65LVDM051 RECEIVER

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 50 \text{ mV}$	L	H
$-50 \text{ MV} < \text{V}_{\text{ID}} < 50 \text{ mV}$	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
Open	L	Н
X	Н	Z

H = high level, L = low level, Z = high impedance, X = don't care

Function Tables (Continued)


SN65LVDM050 and SN65LVDM051 DRIVER

INPU	JTS	OUTF	PUTS
D	DE	Υ	Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
Х	L	Z	Z

H = high level, L = low level, Z = high impedance, X = don't care



equivalent input and output schematic diagrams



SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128 - JULY 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, V _{CC} (see Note 1)	
Voltage range (D, R, DE, RE)	–0.5 V to 6 V
Voltage range (Y, Z, A, and B)	–0.5 V to 4 V
Electrostatic discharge: Y, Z, A, B, and GND (see Note 2)	CLass 3, A:12 kV, B:600 V
All	Class 3, A:7 kV, B:500 V
Continuous power dissipation	see dissipation rating table
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	250°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C‡	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D(8)	635 mW	5.1 mW/°C	330 mW	_
D(14)	987 mW	7.9 mW/°C	513 mW	_
D(16)	1110 mW	8.9 mW/°C	577 mW	223 mW
DGK	424 mW	3.4 mW/°C	220 mW	
PW (14)	736 mW	5.9 mW/°C	383 mW	_
PW (16)	839 mW	6.7 mW/°C	437 mW	_

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
Magnitude of differential input voltage, VID	0.1		0.6	V
Common-mode input voltage, V _{IC} (see Figure 6)	$\frac{\left V_{\text{ID}}\right }{2}$		$2.4 - \frac{ V_{1D} }{2}$	٧
			V _{CC} -0.8	
Operating free-air temperature, T _A	-40		125	°C

device electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
			Drivers and receivers enabled, no receiver loads, driver R $_L$ = 50 Ω		19	27	
		SN65LVDM050	Drivers enabled, receivers disabled, R_L = 50 Ω		16	24	mA
Icc	C Supply current	Drivers disabled, receivers enabled, no loads		4	6		
			Disabled		0.5	1	
		SN65LVDM051	Drivers enabled, no receiver loads, driver $R_L = 50 \Omega$		19	27	mA
		SINUSEV DIVIUS I	Drivers disabled, No loads		4	6	IIIA

[†] All typical values are at 25°C and with a 3.3 V supply.



^{2.} Tested in accordance with MIL-STD-883C Method 3015.7.

SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128 - JULY 2002

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Iv _{OD} I	Differential output voltage magnitude	gnitude		247	340	454	
ΔIV _{OD} I	Change in differential output voltage magnitude betwee states	een logic	R_L = 50 Ω, See Figure 1 and Figure 2	-50		50	mV
Voc(ss)	Steady-state common-mode output voltage			1.125	1.2	1.375	V
ΔV _{OC} (SS)	Change in steady-state common-mode output voltage logic states	oetween	See Figure 3	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage	oltage			50		mV
	High-level input current	DE	V _{IH} = 5 V		-0.5	-20	
l'IH	riigii-ievei iriput current	D	VIH = 3 V		2	20	μΑ
1	Low-level input current	DE	V _{IL} = 0.8 V		-0.5	-10	^
' _	Low-level input current	D	VIL = 0.6 V	2	2	10	μΑ
la a	Chart singuit autout aurent		VOY or $VOZ = 0$ V		7	10	mA
los	Short-circuit output current		V _{OD} = 0 V		7	10	ША
	I Park San a day of a street assessed		V _{OD} = 600 mV			±1	^
loz	IOZ High-impedance output current		VO = 0 V or VCC			±1	μΑ
lO(OFF)	Power-off output current		V _{CC} = 0 V, V _O = 3.6 V			±1.5	μΑ
C _{IN}	Input capacitance				3	Ī	pF

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V _{IT+}	Positive-going differential input voltage threshold	Soo Figure 4 and Table 1			50	mV	
V _{IT} –	Negative-going differential input voltage threshold	See Figure 4 and Table 1	-50			IIIV	
Vон	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V	
VOL	Low-level output voltage	I _{OL} = 8 mA			0.4	V	
l land or	Input ourrent (A or P inpute)	V _I = 0	-2	-11	-20		
'1	Input current (A or B inputs)	V _I = 2.4 V		-3		μΑ	
I(OFF)	Power-off input current (A or B inputs)	VCC = 0			±20	μΑ	
lн	High-level input current (enables)	V _{IH} = 5 V			10	μΑ	
IJL	Low-level input current (enables)	V _{IL} = 0.8 V			10	μΑ	
loz	High-impedance output current	V _O = 0 or 5 V			±10	μΑ	
Cl	Input capacitance			5		pF	

[†] All typical values are at 25°C and with a 3.3-V supply.

SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128 - JULY 2002

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output			1.7	3	ns
tPHL	Propagation delay time, high-to-low-level output			1.7	3	ns
t _r	Differential output signal rise time	$R_1 = 50\Omega$		0.6	1.2	ns
t _f	Differential output signal fall time	$R_L = 50\Omega$, $C_L = 10 pF$,		0.6	1.2	ns
tsk(p)	Pulse skew (t _{pHL} - t _{pLH})	See Figure 5		750		ps
tsk(o)	Channel-to-channel output skew [‡]			100		ps
tsk(pp)	Part-to-part skew§				1	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			6	10	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	San Figure 6		6	10	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 6 4		10	ns	
^t PLZ	Propagation delay time, low-level-to-high-impedance output			5	10	ns

[†] All typical values are at 25°C and with a 3.3-V supply.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		3.7	4.5	ns
^t PHL	Propagation delay time, high-to-low-level output	C _L = 10 pF, See Figure 7	3.7	4.5	ns
tsk(p)	Pulse skew (t _{pHL} - t _{pLH})	Oce i iguie i	0.1		ns
tsk(o)	Channel-to-channel output skew		0.2		ns
tsk(pp)	Part-to-part skew [‡]			1	ns
t _r	Output signal rise time	C _L = 10 pF,	0.7	1.5	ns
tf	Output signal fall time	See Figure 7	0.9	1.5	ns
^t PZH	Propagation delay time, high-level-to-high-impedance output		2.5		ns
tPZL	Propagation delay time, low-level-to-low-impedance output	Coo Figure 9	2.5		ns
tPHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 8 7			ns
^t PLZ	Propagation delay time, low-impedance-to-high-level output		4		ns

[†] All typical values are at 25°C and with a 3.3-V supply.

 $[\]ddagger t_{Sk(0)}$ is the maximum delay time difference between drivers on the same device.

 $[\]S$ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

[‡] t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

driver





Figure 1. Driver Voltage and Current Definitions




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_1 includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

PARAMETER MEASUREMENT INFORMATION

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_Γ or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



PARAMETER MEASUREMENT INFORMATION

receiver




Figure 4. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

	APPLIED VOLTAGES (V) RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)		RESULTING COMMON- MODE INPUT VOLTAGE (V)
VIA	V _{IB}	V _{ID}	V _{IC}
1.225	1.175	50	1.2
1.175	1.225	-50	1.2
2.375	2.325	50	2.35
2.325	2.375	-50	2.35
0.05	0	50	0.05
0	0.05	-50	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3

driver






Figure 5. Timing Test Circuit






NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 6. Enable and Disable Time Circuit and Definitions


receiver



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 7. Timing Test Circuit and Waveforms

receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 8. Enable/Disable Time Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

COMMON-MODE INPUT VOLTAGE VS






Figure 9


DRIVER LOW-LEVEL OUTPUT VOLTAGE VS LOW-LEVEL OUTPUT CURRENT VCC = 3.3 V TA = 25°C O 2 4 6 8 10 12 IOL – Low-Level Output Current – mA

Figure 10



TYPICAL CHARACTERISTICS






DRIVER

LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME





vs FREE-AIR TEMPERATURE 2.5 ^t PLH – Low-To-High Propagation Delay Time – ns 2 V_{CC} = 3.3 <u>V</u> V_{CC} = 3 V V_{CC} = 3.6 V 1.5 -30 _50 -10 10 50 90 30 70 T_A - Free-Air Temperature - °C

Figure 14 Figure 15

TYPICAL CHARACTERISTICS

2.5

_50

-30

RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME FREE-AIR TEMPERATURE PLH - High-To-Low Level Propagation Dealy Time - ns 4.5 $V_{CC} = 3.3 V$ $V_{CC} = 3 V$ 3.5 V_{CC} = 3.6 V 3 2.5 -50 90 -30 10 30 50 70 T_A - Free-Air Temperature - °C

Figure 16

LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE PLH - Low-To-High Level Propagation Delay Time - ns 4.5 VCC = 3 VV_{CC} = 3.3 V 3.5 V_{CC} = 3.6 V 3

RECEIVER

Figure 17

10

30

 T_A – Free-Air Temperature – $^{\circ}C$

50

70

90

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 18. Data Transmission Distance Versus Rate



APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and within its recommended input common-mode voltage range. Tl's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 19. Open-Circuit Fail Safe of the LVDS Receiver


It is only under these conditions that the output of the receiver is valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



PACKAGE OPTION ADDENDUM

8-Aug-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDM050QDQ1	ACTIVE	SOIC	D	16	40	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDM050QDRQ1	ACTIVE	SOIC	D	16	2500	TBD	Call TI	Call TI
SN65LVDM051QDQ1	ACTIVE	SOIC	D	16	40	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDM051QDRQ1	ACTIVE	SOIC	D	16	2500	TBD	CU NIPDAU	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated