











#### SN54HC244, SN74HC244

SCLS130E - DECEMBER 1982 - REVISED MAY 2016

# SNx4HC244 Octal Buffers and Line Drivers With 3-State Outputs

#### **Features**

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Drive Up to 15 LSTTL Loads
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Low Power Consumption: I<sub>CC</sub>, 80-µA (Maximum)
- Typical  $t_{pd} = 11 \text{ ns}$
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA (Maximum)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

### Applications

- Servers
- **LED Displays**
- **Network Switches**
- Telecom Infrastructure
- **Motor Drivers**
- I/O Expanders

### 3 Description


The SNx4HC244 octal buffers and line drivers are specifically to improve designed both performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SNx4HC244 devices are organized as two 4-bit buffers and drivers with separate outputenable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.


### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)				
	CDIP (20)	6.92 mm × 24.38 mm				
SN54HC244	CFP (20)	6.92 mm x 13.72 mm				
	LCCC (20)	8.89 mm x 8.89 mm				
SN74HC244DB	SSOP (20)	5.30 mm × 7.25 mm				
SN74HC244DW	SOIC (20)	7.50 mm × 12.80 mm				
SN74HC244N	PDIP (20)	6.30 mm × 25.40 mm				
SN74HC244NS	SOP (20)	5.30 mm × 12.60 mm				
SN74HC244PW	TSSOP (20)	4.40 mm × 6.50 mm				

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

### **Logic Diagram (Positive Logic)**





Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		8.1 Overview	1
2	Applications 1		8.2 Functional Block Diagram	1°
3	Description 1		8.3 Feature Description	1
4	Revision History2		8.4 Device Functional Modes	1
5	Pin Configuration and Functions	9	Application and Implementation	12
6	Specifications4		9.1 Application Information	
•	6.1 Absolute Maximum Ratings		9.2 Typical Application	13
	6.2 ESD Ratings	10	Power Supply Recommendations	13
	6.3 Recommended Operating Conditions	11	Layout	13
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	13
	6.6 Electrical Characteristics – SN54HC244	12	Device and Documentation Support	
	6.7 Electrical Characteristics – SN74HC244 6		12.1 Related Links	14
	6.8 Switching Characteristics		12.2 Community Resources	14
	6.9 Switching Characteristics – $C_1 = 50 \text{ pF}$		12.3 Trademarks	14
	6.10 Switching Characteristics – $C_1 = 150 \text{ pF}$		12.4 Electrostatic Discharge Caution	14
	6.11 Typical Characteristic		12.5 Glossary	14
7	Parameter Measurement Information 9	13	, 5 5,	
8	Detailed Description 11		Information	14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision D (August 2003) to Revision E

**Page** 

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Added Military Disclaimer to Features section
•	Added Applications section
•	Removed Ordering Information table
•	Added Device Information table

2A1



# 5 Pin Configuration and Functions

DB, DW, J, N, NS, PW, W Package 20-Pin SSOP, SOIC, CDIP, PDIP, SOP, TSSOP, or CFP Top View FK Package 20-Pin LCCC **Top View** 0 7 1<del>OE</del> 20  $V_{CC}$ 1A1 2 19 2<del>OE</del> က 7 19 20 2Y4 3 18 1Y1 1Y1 1A2 18 1A2 4 17 2A4 2Y3 5 2A4 17 2Y3 1Y2 5 16 1A3 6 1Y2 16 1A3 6 15 2A3 2Y2 7 15 2A3 2Y2 14 1Y3 1A4 1Y3 1A4 8 13 2A2 9 Ξ 7 5 2Y1 9 12 1Y4 11 2A1 GND 10

#### **Pin Functions**

	PIN		FIII FUNCTIONS
NO.	NAME	1/0	DESCRIPTION
1	1 <del>OE</del>	I	Output Enable
2	1A1	I	Input
3	2Y4	0	Output
4	1A2	1	Input
5	2Y3	0	Output
6	1A3	I	Input
7	2Y2	0	Output
8	1A4	I	Input
9	2Y1	0	Output
10	GND	_	Ground
11	2A1	I	Input
12	1Y4	0	Output
13	2A2	I	Input
14	1Y3	0	Output
15	2A3	1	Input
16	1Y2	0	Output
17	2A4	I	Input
18	1Y1	0	Output
19	2 <del>OE</del>	1	Output Enable
20	V <sub>CC</sub>	_	Power Pin



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, V <sub>CC</sub>		-0.5	7	V
Input clamp current, I <sub>IK</sub>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}^{(2)}$		±20	mA
Output clamp current, I <sub>OK</sub>	$V_{O} < 0 \text{ or } V_{O} > V_{CC}^{(2)}$		±20	mA
Continuous output current, I <sub>O</sub>	$V_O = 0$ or $V_{CC}$		±35	mA
Continuous current through V <sub>CC</sub> or GNI	)		±70	mA
Junction Temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 ESD Ratings

		SN74HC244	VALUE	UNIT
V Floring to God Footbook	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 6 V$	4.2			
		V <sub>CC</sub> = 2 V			0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage	·	0		V <sub>CC</sub>	V
Vo	Output voltage		0		$V_{CC}$	V
		V <sub>CC</sub> = 2 V			1000	
Δt/Δν	Input transition rise and fall time	V <sub>CC</sub> = 4.5 V			500	ns/V
		V <sub>CC</sub> = 6 V			400	
C <sub>pd</sub>	Power dissipation capacitance per buffer or	driver (no load)		35		pF
т	Operating free air temperature	SN54HC244	-55		125	°C
$T_A$	Operating free-air temperature	SN74HC244	-40		85	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the Texas Instruments application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		SN54HC244, SN74HC244					
THERMAL METRIC <sup>(1)</sup>		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89.5	76.8	44.9	71.9	97.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.9	42.2	30.9	38.2	32.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.6	44.6	25.8	39.3	48.4	°C/W
Ψлт	Junction-to-top characterization parameter	17	15.6	16.4	14.9	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.2	44.1	25.7	39	47.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise noted)

PARAMETER	TES	ST CONDITIONS		MIN	TYP	MAX	UNIT
				1.9	1.998		
		$I_{OH} = -20 \mu A$	$V_{CC} = 4.5 \text{ V}$	4.4	4.499		
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		$V_{CC} = 6 V$	5.9	5.999		V
		$I_{OH} = -6 \text{ mA}, V_{CC} = 4.5$	V	3.98	4.3		
		$I_{OH} = -7.8 \text{ mA}, V_{CC} = 6$	5.48	5.8			
	$V_{I} = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 20 μA	$V_{CC} = 2 V$		0.002	0.1	
			$V_{CC} = 4.5 \text{ V}$		0.001	0.1	
V <sub>OL</sub>			$V_{CC} = 6 V$		0.001	0.1	V
		$I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.17	0.26	
		$I_{OL} = 7.8 \text{ mA}, V_{CC} = 6 \text{ V}$		0.15	0.26		
I <sub>I</sub>	$V_I = V_{CC}$ or 0, $V_{CC} = 6 \text{ V}$				±0.1	±100	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or $V_{II}$	$V_0 = V_{CC}$ or 0, $V_1 = V_{IH}$ or $V_{IL}$ , $V_{CC} = 6$ V			±0.01	±0.5	μΑ
Icc	$V_{I} = V_{CC}$ or 0, $I_{O} = 0$ , $V_{CC} = 6$	5 V				8	μΑ
C <sub>i</sub>	$V_{CC} = 2 V \text{ to } 6 V$	·	·		3	10	pF

### 6.6 Electrical Characteristics - SN54HC244

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2 V	1.9			
		$I_{OH} = -20 \mu A$	V <sub>CC</sub> = 4.5 V	4.4			
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$		$V_{CC} = 6 V$	5.9			V
		$I_{OH} = -6 \text{ mA}, V_{CC} =$	= 4.5 V	3.7			
		$I_{OH} = -7.8 \text{ mA}, V_{CO}$	; = 6 V	5.2			
	$V_{I} = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 2 V			0.1	
		$I_{OL} = 20 \mu A$	$V_{CC} = 4.5 \text{ V}$			0.1	
$V_{OL}$			$V_{CC} = 6 V$			0.1	V
		$I_{OL} = 6 \text{ mA}, V_{CC} = 4$	$I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.4	
		$I_{OL}$ = 7.8 mA, $V_{CC}$ =	= 6 V			0.4	
I <sub>I</sub>	$V_I = V_{CC}$ or 0, $V_{CC} = 6$	V				±1000	nA
l <sub>oz</sub>	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$	$_{\rm I}$ or $V_{\rm IL}$ , $V_{\rm CC} = 6$ V				±10	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$ , \	/ <sub>CC</sub> = 6 V				160	μΑ
Ci	$V_{CC} = 2 V \text{ to } 6 V$				·	10	pF



## 6.7 Electrical Characteristics – SN74HC244

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2 V	1.9			
		$I_{OH} = -20 \mu A$	$V_{CC} = 4.5 \text{ V}$	4.4			
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		$V_{CC} = 6 V$	5.9			V
		$I_{OH} = -6 \text{ mA}, V_{CC} = 4.5 \text{ V}$		3.84			
		$I_{OH} = -7.8 \text{ mA}, V_{CC} = 6 \text{ V}$		5.34			
	$V_{I} = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 20 μA	$V_{CC} = 2 V$			0.1	
			$V_{CC} = 4.5 \text{ V}$			0.1	
V <sub>OL</sub>			$V_{CC} = 6 V$	·		0.1	V
		$I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V}$				0.33	
		$I_{OL} = 7.8 \text{ mA}, V_{CC} = 6 \text{ V}$				0.33	
I <sub>I</sub>	$V_I = V_{CC}$ or 0, $V_{CC} = 6 \text{ V}$					±1000	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or $V_I$	L, V <sub>CC</sub> = 6 V				±5	μA
Icc	$V_{I} = V_{CC}$ or 0, $I_{O} = 0$ , $V_{CC} = 0$	6 V				80	μA
C <sub>i</sub>	V <sub>CC</sub> = 2 V to 6 V	<u>-</u>	·		<u> </u>	10	pF

## 6.8 Switching Characteristics

 $T_A = 25$ °C (unless otherwise noted; see Figure 2)

PARAMETER	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT
		V 2V	C <sub>L</sub> = 50 pF		40	115	
		$V_{CC} = 2 V$	$C_L = 150 \text{ pF}$		56	165	
	From A (input) to V (output)	V <sub>CC</sub> = 4.5 V	$C_L = 50 pF$		13	23	ns
t <sub>pd</sub>	From A (input) to Y (output)	V <sub>CC</sub> = 4.5 V	C <sub>L</sub> = 150 pF		18	33	115
		V <sub>CC</sub> = 6 V	$C_L = 50 pF$		11	20	
		v <sub>CC</sub> = 6 v	$C_L = 150 \text{ pF}$		15	28	
		V <sub>CC</sub> = 2 V	$C_L = 50 pF$		75	150	
	From $\overline{OE}$ (input) to Y (output)	V <sub>CC</sub> = 2 V	$C_L = 150 pF$		100	200	
		$V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6 \text{ V}$	$C_L = 50 pF$		15	30	ns
t <sub>en</sub>			$C_L = 150 \text{ pF}$		20	40	
			$C_L = 50 pF$		13	26	
			$C_{L} = 150 \text{ pF}$		17	34	
		$V_{CC} = 2 V$	$C_L = 50 pF$		75	150	
t <sub>dis</sub>	From OE (input) to Y (output)	$V_{CC} = 4.5 \text{ V}$	$C_L = 50 pF$		15	30	ns
		$V_{CC} = 6 V$	$C_L = 50 pF$		13	26	
		V <sub>CC</sub> = 2 V	$C_L = 50 pF$		28	60	
		V <sub>CC</sub> = 2 V	$C_L = 150 \text{ pF}$		45	210	
	To V (output)	\/ 4.5.\/	$C_L = 50 pF$		8	12	ns
t <sub>t</sub>	To Y (output)	$V_{CC} = 4.5 \text{ V}$	$C_L = 150 \text{ pF}$		17	42	
		V 6 V	C <sub>L</sub> = 50 pF		6	10	
		$V_{CC} = 6 V$	C <sub>L</sub> = 150 pF		13	36	

Submit Documentation Feedback



# 6.9 Switching Characteristics – $C_L = 50 pF$

over recommended operating free-air temperature range (unless otherwise noted; see Figure 2)

PARAMETER	TEST CO	NDITIONS		MIN	TYP	MAX	UNIT	
		V 2V	SN54HC244			170		
		$V_{CC} = 2 V$	SN74HC244			145		
	From A (input) to V (output)	\/ 4 E \/	SN54HC244			34	20	
t <sub>pd</sub>	From A (input) to Y (output)	$V_{CC} = 4.5 \text{ V}$	SN74HC244			29	ns	
		V <sub>CC</sub> = 6 V	SN54HC244			29		
		vCC = 0 v	SN74HC244			25		
		V <sub>CC</sub> = 2 V	SN54HC244			225		
t <sub>en</sub>		V <sub>CC</sub> = 2 V	SN74HC244			190		
	From $\overline{OE}$ (input) to Y (output)	V - 4 E V	SN54HC244			45	20	
	From OE (input) to 1 (output)	$V_{CC} = 4.5 \text{ V}$	SN74HC244			38	ns	
		V <sub>CC</sub> = 6 V	SN54HC244			38		
		VCC - O V	SN74HC244			32		
		V <sub>CC</sub> = 2 V	SN54HC244			225	ns	
	From OE (input) to Y (output)	VCC - 2 V	SN74HC244			190		
<b>+</b>		V <sub>CC</sub> = 4.5 V	SN54HC244			45		
$t_{dis}$	From OE (input) to 1 (output)	VCC = 4.5 V	SN74HC244			38		
		V <sub>CC</sub> = 6 V	SN54HC244			38		
		v <sub>CC</sub> = 0 v	SN74HC244			32		
		V <sub>CC</sub> = 2 V	SN54HC244			90		
		V <sub>CC</sub> = 2 V	SN74HC244			75		
+	To Y (output)	V <sub>CC</sub> = 4.5 V	SN54HC244			18	ne	
t <sub>t</sub>	10 1 (output)	v <sub>CC</sub> = 4.5 V	SN74HC244			15		
		V - 6 V	SN54HC244			15		
		$V_{CC} = 6 V$	SN74HC244			13		

# 6.10 Switching Characteristics – $C_L$ = 150 pF

over recommended operating free-air temperature range (unless otherwise noted; see Figure 2)

PARAMETER	TEST CON	DITIONS		MIN	TYP	MAX	UNIT
		V 2.V	SN54HC244			245	
		$V_{CC} = 2 V$	SN74HC244			210	
	From A (input) to V (output)	\/ 4 E \/	SN54HC244			49	
t <sub>pd</sub>	From A (input) to Y (output)	$V_{CC} = 4.5 \text{ V}$	SN74HC244			42	ns
		V <sub>CC</sub> = 6 V	SN54HC244			42	
		V <sub>CC</sub> = 6 V	SN74HC244			35	
		V 2V	SN54HC244			300	
		V <sub>CC</sub> = 2 V	SN74HC244			250	
	From OE (input) to Y (output)	V <sub>CC</sub> = 4.5 V	SN54HC244			60	
t <sub>en</sub>	From GE (input) to 1 (output)		SN74HC244			50	ns
		V 6.V	SN54HC244			51	
		$V_{CC} = 6 V$	SN74HC244			43	
		V 2.V	SN54HC244			315	
		$V_{CC} = 2 V$	SN74HC244			265	
	To V (output)	V <sub>CC</sub> = 4.5 V	SN54HC244			63	no
t <sub>t</sub>	To Y (output)	v <sub>CC</sub> = 4.5 v	SN74HC244			53	ns
		\/ - 6 \/	SN54HC244			53	
		$V_{CC} = 6 V$	SN74HC244			45	

Copyright © 1982–2016, Texas Instruments Incorporated

Submit Documentation Feedback

# 6.11 Typical Characteristic




Figure 1. Propagation Delay



### 7 Parameter Measurement Information




Figure 2. Load Circuit




Figure 3. Propagation Delay and Output Transition Times



Figure 4. Input Rise and Fall Times




Figure 5. Enable and Disable Times for 3-State Outputs

#### NOTE:

A. C<sub>L</sub> includes probe and test-fixture capacitance.



#### **Parameter Measurement Information (continued)**

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .
- G.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .

**Table 1. Switching Information Table** 

			=		
PAR	RAMETER	RL	CL	S1	S2
t <sub>en</sub>	t <sub>PZH</sub>	1 kΩ	50 pF or 150 pF	Open	Closed
	t <sub>PZL</sub>	1 kΩ	50 pF or 150 pF	Closed	Open
	t <sub>PHZ</sub>	1 kΩ	50 pF	Open	Closed
t <sub>dis</sub>	t <sub>PLZ</sub>	1 kΩ	50 pF	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>		_	50 pF or 150 pF	Open	Open

Submit Documentation Feedback

Copyright © 1982–2016, Texas Instruments Incorporated




### 8 Detailed Description

#### 8.1 Overview

The SNx4HC244 device is organized as two 4-bit buffers and line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 8.3 Feature Description

The SNx4HC244 has a wide operating voltage of 2 V to 6 V. Inputs accept voltage levels up to  $V_{CC}$ . This device has a low power consumption of  $I_{CC}$  80  $\mu$ A (maximum). The SNx4HC244 device can drive ±6 mA at  $V_{CC}$  of 5 V.

#### 8.4 Device Functional Modes

Table 2 lists the functions of the SNx4HC244.

Table 2. Function Table (Each Buffer or Driver)

INP	UTS	OUTPUT				
OE	Α	Y				
L	Н	Н				
L	L	L				
Н	X	Z				



### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

SN74HC244 is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 6. SN74HC244 Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - For rise time and fall time specifications, see Δt/ΔV in Recommended Operating Conditions.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Recommended Operating Conditions.
- 2. Recommend output conditions:
  - Load currents should not exceed I<sub>O</sub> max per output and should not exceed the continuous current through
     V<sub>CC</sub> or GND total current for the part. These limits are located in *Absolute Maximum Ratings*.
  - Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 7. Enable Time

## 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recomments a 0.1- $\mu$ F capacitor. If there are multiple  $V_{CC}$  terminals, then TI recommends 0.01- $\mu$ F or 0.022- $\mu$ F capacitors for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input and gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

#### 11.2 Layout Example




Figure 8. Layout Diagram

Product Folder Links: SN54HC244 SN74HC244

Copyright © 1982–2016, Texas Instruments Incorporated Submit L



### 12 Device and Documentation Support

#### 12.1 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC244	Click here	Click here	Click here	Click here	Click here
SN74HC244	Click here	Click here	Click here	Click here	Click here

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





26-Sep-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
5962-8409601VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8409601VR A SNV54HC244J	Sample
5962-8409601VSA	ACTIVE	CFP	W	20	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8409601VS A SNV54HC244W	Sample
84096012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK	Sample
8409601RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J	Sample
8409601SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W	Sample
JM38510/65705B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65705B2A	Sample
JM38510/65705BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65705BRA	Sample
JM38510/65705BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65705BSA	Sample
M38510/65705B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65705B2A	Sample
M38510/65705BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65705BRA	Sample
M38510/65705BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65705BSA	Sample
SN54HC244J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC244J	Sample
SN74HC244ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244A	Sample
SN74HC244APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244A	Sample
SN74HC244DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Sample
SN74HC244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Sample





www.ti.com

26-Sep-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
SN74HC244DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type -40 to 85		SN74HC244N	Samp
SN74HC244NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC244N	Samp
SN74HC244NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244NSRG4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samp
SN74HC244QDWRG4Q1	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		HC244Q	Sam
SNJ54HC244FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK	Sam
SNJ54HC244J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409601RA	Sam



## **PACKAGE OPTION ADDENDUM**

26-Sep-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(.)					(2)	(0)	(0)		SNJ54HC244J	
SNJ54HC244W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC244, SN54HC244-SP, SN74HC244:



### **PACKAGE OPTION ADDENDUM**

26-Sep-2018

● Catalog: SN74HC244, SN54HC244

• Automotive: SN74HC244-Q1, SN74HC244-Q1

● Enhanced Product: SN74HC244-EP, SN74HC244-EP

• Military: SN54HC244

• Space: SN54HC244-SP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Oct-2018

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244DWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC244PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 7-Oct-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC244ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HC244APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74HC244DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HC244DWR	SOIC	DW	20	2000	600.0	144.0	84.0
SN74HC244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC244DWRG4	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC244NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC244PWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE




- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated