
SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### features


- Supply Current of 40 μA (Max)
- Precision Supply Voltage Monitor
  - 2.0 V, 2.5 V, 3.3 V, 5.0 V
  - Other Versions on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating -3 ns (at V<sub>DD</sub> = 5 V)
   Max. Propagation Delay
- Manual Reset
- Battery Freshness Seal
- 14-Pin TSSOP Package
- Temperature Range . . . −40°C to 85°C

#### typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment



#### typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### description

The TPS3600 family of supervisory circuits monitor and control processor activity. In case of power-fail or brownout conditions, the backup-battery switchover function of TPS3600 allows to run a low-power processor and its peripherals from the installed backup battery without asserting a reset beforehand.


During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage  $(V_{DD} \text{ or } V_{BAT})$  becomes higher than  $V_{res}$ . Thereafter, the supply voltage supervisor monitors  $V_{OUT}$  and keeps  $\overline{\text{RESET}}$  output active as long as  $V_{OUT}$  remains below the threshold voltage  $(V_{IT})$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. This delay timer starts its time-out, after  $V_{OUT}$  has risen above the threshold voltage  $(V_{IT})$ . In case of a brownout or power failure of both supply sources, a voltage drop below the threshold voltage  $(V_{IT})$  get detected and the output becomes active (low) again.

The product spectrum is designed for supply voltages of 2 V, 2.5 V, 3.3 V, and 5 V. The circuits are available in a 14-pin TSSOP package. They are characterized for operation over a temperature range of –40°C to 85°C.

#### PACKAGE INFORMATION

T <sub>A</sub>	DEVICE NAME		
–40°C to 85°C	TPS3600D20		
	TPS3600D25		
	TPS3600D33		
	TPS3600D50		

#### ordering information application specific versions (see Note)



DEVICE NAME	NOMINAL VOLTAGE, V <sub>NOM</sub>
TPS3600x20 PW	2.0 V
TPS3600x25 PW	2.5 V
TPS3600x33 PW	3.3 V
TPS3600x50 PW	5.0 V

	NOMINAL BATTOK
DEVICE NAME	THRESHOLD VOLTAGE, VBOK
TPS3600Dxx PW	V <sub>IT</sub> + 7%
TPS3600Fxx PW <sup>†</sup>	V <sub>IT</sub> + 6%
TPS3600Hxx PW <sup>†</sup>	V <sub>IT</sub> + 8%
TPS3600Jxx PW <sup>†</sup>	V <sub>IT</sub> + 10%

<sup>†</sup> For the application specific versions, please contact the local TI sales office for availability and lead time.



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### **FUNCTION TABLES**

V <sub>DD</sub> > V <sub>SW</sub>	V <sub>OUT</sub> > V <sub>IT</sub>	V <sub>DD</sub> > V <sub>BAT</sub>	MSWITCH	MR	Vout	BATTON	RESET	CEOUT
0	0	0	0	0	V <sub>BAT</sub>	1	0	DIS
0	0	0	0	1	VBAT	1	0	DIS
0	0	0	1	0	VBAT	1	0	DIS
0	0	0	1	1	$V_{BAT}$	1	0	DIS
0	0	1	0	0	$V_{DD}$	0	0	DIS
0	0	1	0	1	$V_{DD}$	0	0	DIS
0	0	1	1	0	VBAT	1	0	DIS
0	0	1	1	1	VBAT	1	0	DIS
0	1	0	0	0	VBAT	1	0	DIS
0	1	0	0	1	$V_{BAT}$	1	1	EN
0	1	0	1	0	$V_{BAT}$	1	0	DIS
0	1	0	1	1	VBAT	1	1	EN
0	1	1	0	0	$V_{DD}$	0	0	DIS
0	1	1	0	1	$V_{DD}$	0	1	EN
0	1	1	1	0	VBAT	1	0	DIS
0	1	1	1	1	VBAT	1	1	EN
1	1	0	0	0	$V_{DD}$	0	0	DIS
1	1	0	0	1	$V_{DD}$	0	1	EN
1	1	0	1	0	VBAT	1	0	DIS
1	1	0	1	1	V <sub>BAT</sub>	1	1	EN
1	1	1	0	0	$V_{DD}$	0	0	DIS
1	1	1	0	1	$V_{DD}$	0	1	EN
1	1	1	1	0	$V_{BAT}$	1	0	DIS
1	1	1	1	1	$V_{BAT}$	1	1	EN

V <sub>BAT</sub> > V <sub>BOK</sub>	BATTOK
0	0
1	1

CONDITION: V<sub>OUT</sub> > V<sub>DD(min)</sub>

CEIN	CEOUT
0	0
1	1

CONDITION: Enabled


PFI > V <sub>PFI</sub>	PFO
0	0
1	1

CONDITION: V<sub>OUT</sub> > V<sub>DD(min)</sub>




SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### functional schematic



#### timing diagram



NOTES: A. MSWITCH = 0,  $\overline{MR} = 1$ 

NOTES: B. Timing diagram shown under normal operation, not in freshness seal mode.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
BATTOK	9	0	Battery status output	
BATTON	6	0	Logic output/external bypass switch driver output	
CEIN	5	I	Chip-enable input	
CEOUT	10	0	Chip-enable output	
GND	3	I	Ground	
MR	11	I	Manual reset input	
MSWITCH	4	I	Manual switch to force device into battery-backup mode (connect to GND if not used)	
PFI	7	I	Power-fail comparator input (connect to GND if not used)	
PFO	8	0	Power-fail comparator output	
RESET	13	0	Active-low reset output	
VBAT	14	I	Backup-battery input	
$V_{DD}$	2	I	Input supply voltage	
VOUT	1	0	Supply output	
WDI	12	I	Watchdog timer input	

#### detailed description

#### battery freshness seal

The battery freshness seal of the TPS3600 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to V<sub>BAT</sub> should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V<sub>BAT</sub> (V<sub>BAT</sub> > V<sub>BAT(min)</sub>)
- 2. Ground PFO
- 3. Connect PFI to  $V_{DD}$  or PFI >  $V_{(PFI)}$
- Connect V<sub>DD</sub> to power supply (V<sub>DD</sub> > V<sub>IT</sub>)
- 5. Ground  $\overline{MR}$
- 6. Power down V<sub>DD</sub>
- 7. The freshness seal mode is entered and pins  $\overline{PFO}$  and  $\overline{MR}$  can be disconnected.

The battery freshness seal mode is disabled by the positive-going edge of RESET when V<sub>DD</sub> is applied.

#### **BATTOK** output

This is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 K $\Omega$  and a measure cycle on-time of 25  $\mu$ s. This measurement cycle starts after the reset is released. If the battery voltage V<sub>BAT</sub> is below the negative-going threshold voltage V<sub>(BOK)</sub>, the indicator BATTOK does a high-to-low transition. Otherwise, its status remains to the V<sub>OUT</sub> level.

**Table 1. Typical Values for BATTOK Indication** 

SUPERVISOR TYPE	V <sub>IT</sub> TYP	V <sub>BOK</sub> MIN	V <sub>BOK</sub> TYP	V <sub>BOK</sub> MAX
TPS3600D20	1.78 V	1.84 V	1.91 V	1.97 V
TPS3600D25	2.22 V	2.3 V	2.38 V	2.46 V
TPS3600D33	2.93 V	3.04 V	3.14 V	3.24 V
TPS3600D50	4.40 V	4.56 V	4.71 V	4.86 V



#### detailed description (continued)




Figure 1. BATTOK Timing

#### chip-enable signal gating

The internal gating of chip-enable signals (CE) prevents erroneous data from corrupting CMOS RAM during an under-voltage condition. The TPS3600 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables the TPS3600 devices to be used with most processors.

The CE transmission gate is disabled and  $\overline{\text{CEIN}}$  is high impedance (disable mode) while reset is asserted. During a power-down sequence when  $V_{DD}$  crosses the reset threshold, the CE transmission gate will be disabled and  $\overline{\text{CEIN}}$  immediately becomes high impedance if the voltage at  $\overline{\text{CEIN}}$  is high. If  $\overline{\text{CEIN}}$  is low during reset is asserted, the CE transmission gate will be disabled same time when  $\overline{\text{CEIN}}$  goes high, or 15  $\mu$ s after reset asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the CE transmission gate is enabled, the impedance of  $\overline{\text{CEIN}}$  appears as a resistor in series with the load at  $\overline{\text{CEOUT}}$ . The overall device propagation delay through the CE transmission gate depends on  $V_{OUT}$ , the source impedance of the device connected to  $\overline{\text{CEIN}}$  and the load at  $\overline{\text{CEOUT}}$ . To achieve minimum propagation delay, the capacitive load at  $\overline{\text{CEOUT}}$  should be minimized, and a low-output-impedance driver be used.

During disable mode, the transmission gate is off and an active pullup connects  $\overline{\text{CEOUT}}$  to  $V_{\text{OUT}}$ . This pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### detailed description (continued)

#### power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold,  $V_{(PFI)}$ , of 1.15 V typical, the power-fail output (PFO) goes low. If it goes above  $V_{(PFI)}$  plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{(PFI)}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage.

If the power-fail comparator is unused, connect PFI to ground and leave PFO unconnected.

#### **BATTON**

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition it can be also used as a logic output to indicate the battery switchover status. BATTON is high when  $V_{OUT}$  is connected to  $V_{BAT}$ .

BATTON can be directly connected to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. When using a PMOS transistor, it must be connected backwards from the traditional method (see Figure 3). This method orients the body diode from  $V_{DD}$  to  $V_{OUT}$  and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON

#### backup-battery switchover

In the event of a brownout or power failure, it may be necessary to keep a processor running. If a backup battery is installed at  $V_{BAT}$ , the devices automatically connect the processor to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , this family of supervisors will not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 2- $\Omega$  switch) when  $V_{OUT}$  falls below  $V_{(SWN)}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or when  $V_{DD}$  rises above the threshold  $V_{(SWP)}$ . (See the timing diagram)

V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>DD</sub> > V <sub>(SW)</sub>	Vout
1	1	$V_{DD}$
1	0	$V_{DD}$
0	1	$V_{DD}$
0	0	Vrat



#### detailed description (continued)

#### manual switchover (MSWITCH)

While operating in the normal mode from  $V_{DD}$ , the device can be manually forced to operate in the battery-backup mode by connecting MSWITCH to  $V_{DD}$ . The table below shows the different switchover modes.

	MSWITCH	STATUS	
V mada	GND	V <sub>DD</sub> mode	
V <sub>DD</sub> mode	$V_{DD}$	Switch to battery-backup mode	
Pottony bookup mode	GND	Battery-backup mode	
Battery-backup mode	$V_{DD}$	Battery-backup mode	

If the manual switchover feature is not used, MSWITCH must be connected to ground.

#### watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure the correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or the DSP have to toggle the watchdog input within typically 0.8 s to avoid a time-out from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected the watchdog is disabled and will be retriggered internally.

#### saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. 5 V/40  $k\Omega \approx 125 \,\mu\text{A}$  can flow into WDI.




Figure 4. Watchdog Timing



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage:	V <sub>DD</sub> (see Note1)	7 V
	MR and WDI	
	All other pins (see Note 1)	–0.3 V to 7 V
Continuous outp	ut current at V <sub>OUT</sub> : I <sub>O</sub>	
	All other pins, IO	±10 mA
Continuous total	power dissipation	See Dissipation Rating Table
Operating free-a	ir temperature range, TA	–40°C to 85°C
Storage tempera	ature range, T <sub>sta</sub>	–65°C to 150°C
Lead temperatur	re soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PW	700 mW	5.6 mW/°C	448 mW	364 mW

#### recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, V <sub>I</sub>	0	V <sub>OUT</sub> + 0.3	V
High-level input voltage, V <sub>IH</sub>	0.7 x V <sub>OUT</sub>		V
Low-level input voltage, all other pins, $V_{\mbox{\scriptsize IL}}$		0.3 x V <sub>OUT</sub>	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>		200	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t/\Delta V$		100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>BAT</sub>		34	mV/μs
Operating free-air temperature range, T <sub>A</sub>	-40	85	°C



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
		RESET,	$V_{OUT} = 2.0 \text{ V},  I_{OH} = -400 \mu\text{A}$	V <sub>OUT</sub> – 0.2 V							
		BATTOK,	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -2 \text{ mA}$	V <sub>OUT</sub> – 0.4 V							
		BATTON	$V_{OUT} = 5.0 \text{ V},  I_{OH} = -3 \text{ mA}$	VOUT = 0.4 V							
			$V_{OUT} = 1.8 \text{ V},  I_{OH} = -20 \mu\text{A}$	V <sub>OUT</sub> – 0.3 V							
	High-level output	PFO	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -80 \mu\text{A}$	V <sub>OUT</sub> – 0.4 V							
Vон	voltage		$V_{OUT} = 5.0 \text{ V},  I_{OH} = -120 \mu\text{A}$				V				
	· ·	CEOUT	$V_{OUT} = 2.0 \text{ V},  I_{OH} = -1 \text{ mA}$	V <sub>OUT</sub> – 0.2 V							
		Enable mode	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -2 \text{ mA}$	V <sub>OUT</sub> – 0.3 V							
		CEIN = V <sub>OUT</sub>	$V_{OUT} = 5.0 \text{ V},  I_{OH} = -5 \text{ mA}$	VOUT = 0.5 V							
		CEOUT Disable mode	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -0.5 \text{ mA}$	V <sub>OUT</sub> – 0.4 V							
		RESET,	$V_{OUT} = 2.0 \text{ V},  I_{OL} = 400 \mu\text{A}$			0.2					
		PFO,	$V_{OUT} = 3.3 \text{ V},  I_{OL} = 2 \text{ mA}$			0.4					
	E	BATTOK	$V_{OUT} = 5.0 \text{ V},  I_{OL} = 3 \text{ mA}$			0.4					
	Lour lovel output		$V_{OUT} = 1.8 \text{ V}, I_{OL} = 500 \mu\text{A}$			0.2					
VOL	Low-level output voltage	BATTON	$V_{OUT} = 3.3 \text{ V},  I_{OL} = 3 \text{ mA}$			0.4	V				
	voltago		$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.4	-				
		CEOUT	$V_{OUT} = 2.0 \text{ V},  I_{OL} = 1 \text{ mA}$			0.2					
		Enable mode	$V_{OUT} = 3.3 \text{ V},  I_{OL} = 2 \text{ mA}$			0.3					
		CEIN = 0 V	$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.5					
V <sub>res</sub>	Power-up reset voltag	e (see Note 2)	V <sub>BAT</sub> > 1.1 V OR V <sub>DD</sub> > 1.4 V, I <sub>OL</sub> = 20 μA			0.4	V				
			$I_O = 5 \text{ mA},  V_{DD} = 1.8 \text{ V}$	V <sub>DD</sub> – 50 mV							
	Normal mode		$I_O = 75 \text{ mA},  V_{DD} = 3.3 \text{ V}$	V <sub>DD</sub> – 150 mV							
Vout			$I_O = 150 \text{ mA},  V_{DD} = 5 \text{ V}$	V <sub>DD</sub> – 250 mV			V				
	Battery-backup mode		$I_O = 4 \text{ mA}, \qquad V_{BAT} = 1.5 \text{ V}$	V <sub>BAT</sub> – 50 mV							
	Battery-backup mode		$I_O = 75 \text{ mA},  V_{BAT} = 3.3 \text{ V}$	V <sub>BAT</sub> – 150 mV							
F. ( )	V <sub>DD</sub> to V <sub>OUT</sub> on-resi	stance	V <sub>DD</sub> = 3.3 V		1	2	Ω				
rds(on)	VBAT to VOUT on-res	istance	V <sub>BAT</sub> = 3.3 V		1	2	52				
		TPS3600x20		1.74	1.78	1.82					
		TPS3600x25		2.17	2.22	2.27					
$V_{IT}$	Negative-going input	TPS3600x30		2.57	2.63	2.69	V				
	threshold voltage (see Notes 3 and 4)	TPS3600x33	$T_A = -40^{\circ}C$ to $85^{\circ}C$	2.87	2.93	2.99					
		TPS3600x50	]	4.31	4.40	4.49					
V(PFI)	PFI			1.13	1.15	1.17					
V(BOK)		TPS3600Dxx		V <sub>IT</sub> + 5.8%	V <sub>IT</sub> + 7.1%	V <sub>IT</sub> + 8.3%					
V(SWN)	Battery switch threshonegative-going VOUT			V <sub>IT</sub> + 1%	V <sub>IT</sub> + 2%	V <sub>IT</sub> + 3.2%	V				

NOTES: 2. The lowest supply voltage at which  $\overline{RESET}$  becomes active.  $t_{f(VDD)} \ge 15 \,\mu\text{s/V}$ .

4. Voltage is sensed at VOUT



<sup>3.</sup> To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminal.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

### electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

	PARAMETER		TEST CO	ONDITIONS	MIN TY	P MAX	UNIT
			1.65 V < V <sub>IT</sub> ·	< 2.5 V	:	20	
		VIT	2.5 V < V <sub>IT</sub> <	3.5 V		40	
			3.5 V < V <sub>IT</sub> <	5.5 V	;	50	
			1.65 V < V <sub>(BC)</sub>	OK) < 2.5 V	;	30	
		BATTOK	2.5 V < V <sub>(BO</sub>	K) < 3.5 V	(	60	
$V_{hys}$	Hysteresis		3.5 V < V <sub>(BO</sub>	K) < 5.5 V	1	00	mV
		PFI				12	
		V <sub>(BSW)</sub>	$V_{DD} = 1.8 \text{ V}$			66	
			1.65 V < V <sub>(SWN)</sub> < 2.5 V			85	
		V(SWN)	2.5 V < V <sub>(SW</sub>	N) < 3.5 V	1	00	
		, , ,	3.5 V < V <sub>(SW</sub>	N) < 5.5 V	1	10	
ΊΗ	High-level input current	WDI (see Note 5)	$WDI = V_{DD} =$	5 V		150	
'IH	riigii-ievei iripat carrent	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 5 \text{ V}$		-33	-76	μА
1	Low-level input current	WDI (see Note 5) WDI = 0 V, $V_{DD} = 5 V$		$V_{DD} = 5 V$		-150	μΛ
lIL.	Low-level input current	MR	$\overline{MR} = 0 \text{ V}, \qquad V_{DD} = 5 \text{ V}$		-110	-255	
lį	Input current	PFI, MSWITCH	$V_I < V_{DD}$		-25	25	nA
			PFO = 0 V,	$V_{DD} = 1.8 \text{ V}$		-0.3	
los	Short-circuit current	PFO	PFO = 0 V, V <sub>DD</sub> = 3.3 V			-1.1	mA
			$\overline{PFO} = 0 \text{ V}, \qquad V_{DD} = 5 \text{ V}$			-2.4	
l	V gupply gurrent		VOUT = VDD			40	μА
IDD	V <sub>DD</sub> supply current		V <sub>OUT</sub> = V <sub>BAT</sub>			8	
1	Maria annahi annah		V <sub>OUT</sub> = V <sub>DD</sub>		-0.1	0.1	^
I(BAT)	V <sub>BAT</sub> supply current		V <sub>OUT</sub> = V <sub>BAT</sub>			40	μΑ
l <sub>lkg</sub>	CEIN leakage current		Disable mode	e, V <sub>I</sub> < V <sub>DD</sub>		±1	μА
Ci	Input capacitance		$V_{ } = 0 \text{ V to } 5.0$	) V		5	pF

NOTE 5: For details on how to optimize current consumption when using WDI, see the detailed description section.



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

### timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}$	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	5	1		μs
t <sub>w</sub>	Pulse width	MR	V V - 00VV 00 - V 07 - V	400			
		WDI	$V_{DD} > V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns

### switching characteristics at RL= 1 M $\Omega$ , CL = 50 pF, TA = -40°C to 85°C

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{V_{DD}}{MR} \ge V_{IT} + 0.2 \text{ V},$ $MR \ge 0.7 \text{ x } V_{DD},$ See timing diagram	60	100	140	ms
t(tout)	Watchdog time-out		V <sub>DD</sub> > V <sub>IT</sub> + 0.2 V, See timing diagram	0.48	0.8	1.12	s
tPLH	Propagation (delay) time, low-to-high-level output	50% RESET to 50% CEOUT	V <sub>OUT</sub> = V <sub>IT</sub>		15		μs
	V <sub>DD</sub> to RESET	V <sub>IL</sub> = V <sub>IT</sub> - 0.2 V, V <sub>IH</sub> = V <sub>IT</sub> + 0.2 V		2	5	μs	
		PFI to PFO	$V_{IL} = V_{(PFI)} - 0.2 V,$ $V_{IH} = V_{(PFI)} + 0.2 V$		3	5	μs
<sup>t</sup> PHL	Propagation (delay) time, high-to-low-level output	MR to RESET	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \text{ x } V_{DD},$ $V_{IH} = 0.7 \text{ x } V_{DD}$		0.1	1	μs
			V <sub>DD</sub> = 1.8 V		5	15	ns
		50% CEIN to 50% CEOUT  CL = 50 pF only (see Note 6)	V <sub>DD</sub> = 3.3 V		1.6	5	ns
		OL = 30 pr only (see Note 0)	V <sub>DD</sub> = 5 V		1	3	ns
	Transition time	V <sub>DD</sub> to BATTON	$V_{IL} = V_{BAT} - 0.2 \text{ V},$ $V_{IH} = V_{BAT} + 0.2 \text{ V},$ $V_{(BAT)} < V_{IT}$			3	μs


NOTE 6: Ensured by design.

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
	Static Drain-source on-state resistance V <sub>DD</sub> to V <sub>OUT</sub>		5
rDS(on)	Static Drain-source on-state resistance VBAT to VOUT	vs Output current	6
` ,	Static Drain-source on-state resistance	vs Chip enable input voltage	7
lDD	Supply current	vs Supply voltage	8, 9
VIT	Normalized threshold voltage	vs Free-air temperature	10
	High-level output voltage at RESET		11, 12
Voн	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT	at PFO vs High-level output current at CEOUT	15, 16, 17, 18
	Low-level output voltage at RESET		19, 20
VOL	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
	Low-level output voltage at BATTON	]	23, 24
	Minimum Pulse Duration at V <sub>DD</sub>	vs Threshold voltage overdrive at V <sub>DD</sub>	25
<sup>t</sup> p(min)	Minimum Pulse Duration at PFI	vs Threshold voltage overdrive at PFI	26













Figure 6















#### HIGH-LEVEL OUTPUT VOLTAGE AT PFO **HIGH-LEVEL OUTPUT CURRENT** 6 V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5 $T_A = -40^{\circ}C$ T<sub>A</sub> = 25°C 4 $T_A = 0^{\circ}C$ 3 T<sub>A</sub> = 85°C 2 V<sub>DD</sub> = 5.5 V 1 PFI = 1.4 V $V_{BAT} = GND$ MSWITCH = GND 0 0 -0.5-1 -1.5-2 -2.5 IOH - High-Level Output Current - mA Figure 13

#### HIGH-LEVEL OUTPUT CURRENT 5.55 **Expanded View** V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5.50 $T_A = -40^{\circ}C$ 5.45 T<sub>A</sub> = 25°C $T_A = 0^{\circ}C$ 5.40 5.35 5.30 T<sub>A</sub> = 85°C 5.25 $V_{DD} = 5.5 V$ 5.20 PFI = 1.4 V V<sub>BAT</sub> = GND 5.15 MSWITCH = GND 5.10 -20 -40 -60 -80 -100 -120 -140 -160 -180 -200 IOH - High-Level Output Current - µA Figure 14

HIGH-LEVEL OUTPUT VOLTAGE AT PFO

# HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT





### HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT






Figure 16

#### HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT 3.5 VOH - High-Level Output Voltage at CEOUT 3 $T_A = -40^{\circ}C$ T<sub>A</sub> = 25°C 2.5 $T_A = 0^{\circ}C$ 2 1.5 T<sub>A</sub> = 85°C **Disable Mode** V(CEIN) = open $V_{DD} = 1.65 \text{ V}$ 0.5 MSWITCH = GND 0 -0.5 -1 -1.5 -2 -2.5 0 -3 -3.5-4 -4.5 IOH - High-Level Output Current - mA Figure 17





# HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT vs HIGH-LEVEL OUTPUT CURRENT



nigh-Level Output Current - m

Figure 18

# LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT




Figure 20



# LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




Figure 21

# LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




Figure 22

# LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT





Figure 23

# LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT



TEXAS INSTRUMENTS www.ti.com

# TPS3600D50 MINIMUM PULSE DURATION AT $V_{DD}$ vs THRESHOLD OVERDRIVE AT $V_{DD}$




Figure 25

### TPS3600D50 MINIMUM PULSE DURATION AT PFI

#### THRESHOLD OVERDRIVE AT PFI 5 4.6 $V_{DD} = 1.65 V$ Minimum Pulse Duration at PFI – $\mu$ s 4.2 3.8 3.4 3 2.6 2.2 1.8 1.4 1 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Threshold Overdrive at PFI - V

Figure 26







24-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3600D20PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3600D20	Samples
TPS3600D20PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3600D20	Samples
TPS3600D25PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3600D25	Samples
TPS3600D33PW	ACTIVE	TSSOP	PW	14	90	TBD	Call TI	Call TI	-40 to 85	3600D33	Samples
TPS3600D33PWR	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 85	3600D33	Samples
TPS3600D33PWRG4	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 85	3600D33	Samples
TPS3600D50PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3600D50	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### **PACKAGE OPTION ADDENDUM**

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2018

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3600D20PWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Jul-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3600D20PWR	TSSOP	PW	14	2000	340.5	338.1	20.6

PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



### PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.